qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
* [Qemu-devel] [PATCH 0/2] target/arm: fix some ATS* bugs
@ 2018-10-16  9:37 Peter Maydell
  2018-10-16  9:37 ` [Qemu-devel] [PATCH 1/2] target/arm: Set S and PTW in 64-bit PAR format Peter Maydell
                   ` (3 more replies)
  0 siblings, 4 replies; 12+ messages in thread
From: Peter Maydell @ 2018-10-16  9:37 UTC (permalink / raw)
  To: qemu-arm, qemu-devel; +Cc: patches

This small patchset fixes a couple of bugs in our ATS insn
handling:
 * for faults reported to the 64-bit PAR we were not
   setting the S and PTW bits to indicate stage 2
   fault information
   (NB: stage 2 faults aren't reported with 32-bit
   PAR formats so there's no need to change the 32-bit
   code path)
 * ATS1Hx were implementing the wrong thing (doing a
   stage 2 lookup rather than an EL2 stage 1 lookup)

The major missing bit of ATS at the moment is that a stage
2 fault during execution of an NS-EL1 ATS insn that asks
for a stage 1 lookup should cause a trap to EL2. I started
to sketch out some code to do that, but I realised by
putting an assert() in it that I didn't have any guests
that actually hit the problem, so put it on the back burner.
If anybody does hit that missing feature, feel free to send
me a test case :-)

Based-on: <20181012144235.19646-1-peter.maydell@linaro.org>
("[PATCH 00/10] target/arm: more HCR bits, improve syndrome reporting")
but only to avoid a textual conflict in the patch context.

thanks
-- PMM

Peter Maydell (2):
  target/arm: Set S and PTW in 64-bit PAR format
  target/arm: Fix ATS1Hx instructions

 target/arm/helper.c | 14 ++++++++------
 1 file changed, 8 insertions(+), 6 deletions(-)

-- 
2.19.0

^ permalink raw reply	[flat|nested] 12+ messages in thread

end of thread, other threads:[~2018-11-06 10:06 UTC | newest]

Thread overview: 12+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2018-10-16  9:37 [Qemu-devel] [PATCH 0/2] target/arm: fix some ATS* bugs Peter Maydell
2018-10-16  9:37 ` [Qemu-devel] [PATCH 1/2] target/arm: Set S and PTW in 64-bit PAR format Peter Maydell
2018-11-05 15:23   ` [Qemu-devel] [Qemu-arm] " Edgar E. Iglesias
2018-11-05 16:24   ` Alex Bennée
2018-11-05 16:25     ` Peter Maydell
2018-11-05 16:50       ` Alex Bennée
2018-10-16  9:37 ` [Qemu-devel] [PATCH 2/2] target/arm: Fix ATS1Hx instructions Peter Maydell
2018-11-05 16:48   ` [Qemu-devel] [Qemu-arm] " Alex Bennée
2018-11-05 19:30   ` Edgar E. Iglesias
2018-11-02 17:55 ` [Qemu-devel] [Qemu-arm] [PATCH 0/2] target/arm: fix some ATS* bugs Peter Maydell
2018-11-06  9:50 ` [Qemu-devel] " no-reply
2018-11-06 10:00   ` Fam Zheng

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).