From: "Michael S. Tsirkin" <mst@redhat.com>
To: "Singh, Brijesh" <brijesh.singh@amd.com>
Cc: "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
Paolo Bonzini <pbonzini@redhat.com>,
Richard Henderson <rth@twiddle.net>,
Eduardo Habkost <ehabkost@redhat.com>,
Marcel Apfelbaum <marcel.apfelbaum@gmail.com>,
"Lendacky, Thomas" <Thomas.Lendacky@amd.com>,
"Suthikulpanit, Suravee" <Suravee.Suthikulpanit@amd.com>,
Peter Xu <peterx@redhat.com>
Subject: Re: [Qemu-devel] [PATCH v5 0/9] x86_iommu/amd: add interrupt remap support
Date: Fri, 19 Oct 2018 12:28:20 -0400 [thread overview]
Message-ID: <20181019122756-mutt-send-email-mst@kernel.org> (raw)
In-Reply-To: <849fed2b-3763-14c1-d3a7-cc9891aeaff5@amd.com>
It looks good to me, I am merging it.
On Fri, Oct 19, 2018 at 02:05:06PM +0000, Singh, Brijesh wrote:
> Hi Michael, Paolo and Eduardo,
>
> Any thoughts on the series ?
>
> Thanks
> Brijesh
>
> On 10/1/18 12:44 PM, Singh, Brijesh wrote:
> > This series adds the interrupt remapping support for amd-iommu device.
> >
> > IOMMU spec is available at: https://support.amd.com/TechDocs/48882_IOMMU.pdf
> >
> > To enable the interrupt remap use below qemu cli
> > # $QEMU \
> > -device amd-iommu,intremap=on
> >
> > I have tested FC-28 and Ubuntu 18.04 guest.
> >
> > Linux guest bootup log shows the interrupt remap supports:
> >
> > [root@localhost ~]# dmesg | grep -i AMD-Vi
> > [ 0.001761] AMD-Vi: Using IVHD type 0x10
> > [ 0.003051] AMD-Vi: device: 00:03.0 cap: 0040 seg: 0 flags: d1 info 0000
> > [ 0.004007] AMD-Vi: mmio-addr: 00000000fed80000
> > [ 0.004874] AMD-Vi: DEV_ALL flags: 00
> > [ 0.006236] AMD-Vi: DEV_SPECIAL(IOAPIC[0]) devid: 00:14.0
> > [ 0.667943] AMD-Vi: Found IOMMU at 0000:00:03.0 cap 0x40
> > [ 0.668727] AMD-Vi: Extended features (0x29d3):
> > [ 0.669874] AMD-Vi: Interrupt remapping enabled
> > [ 0.671074] AMD-Vi: Lazy IO/TLB flushing enabled
> >
> > cat /proc/interrupts confirms that its using IR
> >
> > [root@localhost ~]# cat /proc/interrupts
> > CPU0
> > 0: 40 IR-IO-APIC 2-edge timer
> > 1: 9 IR-IO-APIC 1-edge i8042
> > 4: 1770 IR-IO-APIC 4-edge ttyS0
> > 7: 0 IR-IO-APIC 7-edge parport0
> > 8: 1 IR-IO-APIC 8-edge rtc0
> > 9: 0 IR-IO-APIC 9-fasteoi acpi
> > 12: 15 IR-IO-APIC 12-edge i8042
> > 16: 0 IR-IO-APIC 16-fasteoi i801_smbus
> > 24: 0 PCI-MSI 49152-edge AMD-Vi
> > 25: 13070 IR-PCI-MSI 512000-edge ahci[0000:00:1f.2]
> > 26: 86 IR-PCI-MSI 32768-edge enp0s2-rx-0
> > 27: 139 IR-PCI-MSI 32769-edge enp0s2-tx-0
> > 28: 1 IR-PCI-MSI 32770-edge enp0s2
> > NMI: 0 Non-maskable interrupts
> > LOC: 26686 Local timer interrupts
> > SPU: 0 Spurious interrupts
> > ...
> > ...
> >
> > Cc: "Michael S. Tsirkin" <mst@redhat.com>
> > Cc: Paolo Bonzini <pbonzini@redhat.com>
> > Cc: Richard Henderson <rth@twiddle.net>
> > Cc: Eduardo Habkost <ehabkost@redhat.com>
> > Cc: Marcel Apfelbaum <marcel.apfelbaum@gmail.com>
> > Cc: Tom Lendacky <Thomas.Lendacky@amd.com>
> > Cc: Suravee Suthikulpanit <Suravee.Suthikulpanit@amd.com>
> > Cc: Peter Xu <peterx@redhat.com>
> >
> > Changes since v4:
> > - Based on Peter's comment use error_report_once in patch 5 and
> > tracepoint in Patch 6
> >
> > Changes since v3:
> > - do not treat errors as a passthrough (where applicable)
> > - use error_report_once when applicable
> >
> > Changes since v2:
> > - make the address space rename a separate patch
> > - fix the V=1 check in patch 2
> > - add more comments in the patches
> > - use amdvi_target_abort trace point where applicable
> > - use error_report_once where applicable
> > - do not cause exit() when configuration mismatch is detected,
> > but log the error so that user knows about it.
> >
> > Changes since v1:
> > - move vtd_generate_msi_message to common code
> > - fix the dest_mode bit extraction
> > - add more comments explaining why we add the special device
> > - some minor cleanups based on Peter's feedbacks
> > Brijesh Singh (9):
> > x86_iommu: move the kernel-irqchip check in common code
> > x86_iommu: move vtd_generate_msi_message in common file
> > x86_iommu/amd: remove V=1 check from amdvi_validate_dte()
> > x86_iommu/amd: make the address space naming consistent with
> > intel-iommu
> > x86_iommu/amd: Prepare for interrupt remap support
> > x86_iommu/amd: Add interrupt remap support when VAPIC is not enabled
> > i386: acpi: add IVHD device entry for IOAPIC
> > x86_iommu/amd: Add interrupt remap support when VAPIC is enabled
> > x86_iommu/amd: Enable Guest virtual APIC support
> >
> > hw/i386/acpi-build.c | 31 +++-
> > hw/i386/amd_iommu.c | 414 +++++++++++++++++++++++++++++++++++++++++-
> > hw/i386/amd_iommu.h | 96 +++++++++-
> > hw/i386/intel_iommu.c | 39 +---
> > hw/i386/trace-events | 14 ++
> > hw/i386/x86-iommu.c | 33 ++++
> > include/hw/i386/intel_iommu.h | 59 ------
> > include/hw/i386/x86-iommu.h | 66 +++++++
> > 8 files changed, 643 insertions(+), 109 deletions(-)
> >
>
next prev parent reply other threads:[~2018-10-19 16:28 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-10-01 19:44 [Qemu-devel] [PATCH v5 0/9] x86_iommu/amd: add interrupt remap support Singh, Brijesh
2018-10-01 19:44 ` [Qemu-devel] [PATCH v5 1/9] x86_iommu: move the kernel-irqchip check in common code Singh, Brijesh
2018-10-01 19:44 ` [Qemu-devel] [PATCH v5 2/9] x86_iommu: move vtd_generate_msi_message in common file Singh, Brijesh
2018-10-01 19:44 ` [Qemu-devel] [PATCH v5 3/9] x86_iommu/amd: remove V=1 check from amdvi_validate_dte() Singh, Brijesh
2018-10-01 19:44 ` [Qemu-devel] [PATCH v5 4/9] x86_iommu/amd: make the address space naming consistent with intel-iommu Singh, Brijesh
2018-10-01 19:44 ` [Qemu-devel] [PATCH v5 5/9] x86_iommu/amd: Prepare for interrupt remap support Singh, Brijesh
2018-10-08 5:53 ` Peter Xu
2018-10-01 19:44 ` [Qemu-devel] [PATCH v5 6/9] x86_iommu/amd: Add interrupt remap support when VAPIC is not enabled Singh, Brijesh
2018-10-08 5:55 ` Peter Xu
2018-10-01 19:44 ` [Qemu-devel] [PATCH v5 7/9] i386: acpi: add IVHD device entry for IOAPIC Singh, Brijesh
2018-10-01 19:44 ` [Qemu-devel] [PATCH v5 9/9] x86_iommu/amd: Enable Guest virtual APIC support Singh, Brijesh
2018-10-19 14:05 ` [Qemu-devel] [PATCH v5 0/9] x86_iommu/amd: add interrupt remap support Singh, Brijesh
2018-10-19 16:28 ` Michael S. Tsirkin [this message]
2018-10-22 9:47 ` Peter Xu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181019122756-mutt-send-email-mst@kernel.org \
--to=mst@redhat.com \
--cc=Suravee.Suthikulpanit@amd.com \
--cc=Thomas.Lendacky@amd.com \
--cc=brijesh.singh@amd.com \
--cc=ehabkost@redhat.com \
--cc=marcel.apfelbaum@gmail.com \
--cc=pbonzini@redhat.com \
--cc=peterx@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=rth@twiddle.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).