qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: "Steffen Görtz" <contrib@steffen-goertz.de>
To: qemu-devel@nongnu.org
Cc: "Stefan Hajnoczi" <stefanha@gmail.com>,
	"Joel Stanley" <joel@jms.id.au>,
	"Jim Mussared" <jim@groklearning.com>,
	"Julia Suvorova" <jusual@mail.ru>,
	"Peter Maydell" <peter.maydell@linaro.org>,
	"Steffen Görtz" <contrib@steffen-goertz.de>,
	"open list:NRF51" <qemu-arm@nongnu.org>
Subject: [Qemu-devel] [PATCH v3 06/13] arm: Instantiate NRF51 special NVM's and NVMC
Date: Tue, 30 Oct 2018 20:25:20 -0400	[thread overview]
Message-ID: <20181031002526.14262-7-contrib@steffen-goertz.de> (raw)
In-Reply-To: <20181031002526.14262-1-contrib@steffen-goertz.de>

Instantiates UICR, FICR and NVMC in nRF51 SOC.

Signed-off-by: Steffen Görtz <contrib@steffen-goertz.de>
---
 hw/arm/nrf51_soc.c         | 37 ++++++++++++++++++++++++++++++++++---
 include/hw/arm/nrf51_soc.h |  2 ++
 2 files changed, 36 insertions(+), 3 deletions(-)

diff --git a/hw/arm/nrf51_soc.c b/hw/arm/nrf51_soc.c
index d2a19b8ead..fd0efd0ee8 100644
--- a/hw/arm/nrf51_soc.c
+++ b/hw/arm/nrf51_soc.c
@@ -29,7 +29,8 @@
  * are supported in the future, add a sub-class of NRF51SoC for
  * the specific variants
  */
-#define NRF51822_FLASH_SIZE     (256 * NRF51_PAGE_SIZE)
+#define NRF51822_FLASH_PAGES    256
+#define NRF51822_FLASH_SIZE     (NRF51822_FLASH_PAGES * NRF51_PAGE_SIZE)
 #define NRF51822_SRAM_SIZE      (16 * NRF51_PAGE_SIZE)
 
 #define BASE_TO_IRQ(base) ((base >> 12) & 0x1F)
@@ -99,10 +100,37 @@ static void nrf51_soc_realize(DeviceState *dev_soc, Error **errp)
                        qdev_get_gpio_in(DEVICE(&s->cpu),
                        BASE_TO_IRQ(NRF51_RNG_BASE)));
 
+    /* UICR, FICR, NVMC */
+    object_property_set_link(OBJECT(&s->nvm), OBJECT(&s->container), "memory",
+                             &err);
+    if (err) {
+        error_propagate(errp, err);
+        return;
+    }
+
+    object_property_set_uint(OBJECT(&s->nvm), NRF51822_FLASH_PAGES, "code_size",
+                             &err);
+    if (err) {
+        error_propagate(errp, err);
+        return;
+    }
+
+    object_property_set_bool(OBJECT(&s->nvm), true, "realized", &err);
+    if (err) {
+        error_propagate(errp, err);
+        return;
+    }
+
+    mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->nvm), 0);
+    memory_region_add_subregion_overlap(&s->container, NRF51_NVMC_BASE, mr, 0);
+    mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->nvm), 1);
+    memory_region_add_subregion_overlap(&s->container, NRF51_FICR_BASE, mr, 0);
+    mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->nvm), 2);
+    memory_region_add_subregion_overlap(&s->container, NRF51_UICR_BASE, mr, 0);
+
+
     create_unimplemented_device("nrf51_soc.io", NRF51_IOMEM_BASE,
                                 NRF51_IOMEM_SIZE);
-    create_unimplemented_device("nrf51_soc.ficr", NRF51_FICR_BASE,
-                                NRF51_FICR_SIZE);
     create_unimplemented_device("nrf51_soc.private",
                                 NRF51_PRIVATE_BASE, NRF51_PRIVATE_SIZE);
 }
@@ -126,6 +154,9 @@ static void nrf51_soc_init(Object *obj)
 
     sysbus_init_child_obj(obj, "rng", &s->rng, sizeof(s->rng),
                            TYPE_NRF51_RNG);
+
+    sysbus_init_child_obj(obj, "nvm", &s->nvm, sizeof(s->nvm), TYPE_NRF51_NVM);
+
 }
 
 static Property nrf51_soc_properties[] = {
diff --git a/include/hw/arm/nrf51_soc.h b/include/hw/arm/nrf51_soc.h
index 9e3ba916bd..c3f4d5bcdc 100644
--- a/include/hw/arm/nrf51_soc.h
+++ b/include/hw/arm/nrf51_soc.h
@@ -14,6 +14,7 @@
 #include "hw/arm/armv7m.h"
 #include "hw/char/nrf51_uart.h"
 #include "hw/misc/nrf51_rng.h"
+#include "hw/nvram/nrf51_nvm.h"
 
 #define TYPE_NRF51_SOC "nrf51-soc"
 #define NRF51_SOC(obj) \
@@ -28,6 +29,7 @@ typedef struct NRF51State {
 
     NRF51UARTState uart;
     NRF51RNGState rng;
+    NRF51NVMState nvm;
 
     MemoryRegion iomem;
     MemoryRegion sram;
-- 
2.19.1

  parent reply	other threads:[~2018-10-31  0:26 UTC|newest]

Thread overview: 41+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-10-31  0:25 [Qemu-devel] [PATCH v3 00/13] arm: nRF51 Devices and Microbit Support Steffen Görtz
2018-10-31  0:25 ` [Qemu-devel] [PATCH v3 01/13] qtest: Add set_irq_in command to set IRQ/GPIO level Steffen Görtz
2018-10-31 11:14   ` Laurent Vivier
2018-10-31 13:16     ` Steffen Görtz
2018-11-01 10:41   ` Stefan Hajnoczi
2018-10-31  0:25 ` [Qemu-devel] [PATCH v3 02/13] arm: Add header to host common definition for nRF51 SOC peripherals Steffen Görtz
2018-11-01 10:56   ` Stefan Hajnoczi
2018-11-01 11:16   ` Julia Suvorova
2018-11-02 15:39     ` Steffen Görtz
2018-10-31  0:25 ` [Qemu-devel] [PATCH v3 03/13] hw/misc/nrf51_rng: Add NRF51 random number generator peripheral Steffen Görtz
2018-10-31  0:25 ` [Qemu-devel] [PATCH v3 04/13] arm: Instantiate NRF51 random number generator Steffen Görtz
2018-11-01 11:02   ` Stefan Hajnoczi
2018-10-31  0:25 ` [Qemu-devel] [PATCH v3 05/13] hw/nvram/nrf51_nvm: Add nRF51 non-volatile memories Steffen Görtz
2018-11-01 11:17   ` Stefan Hajnoczi
2018-11-02 15:58     ` Steffen Görtz
2018-11-01 12:25   ` Stefan Hajnoczi
2018-11-02 15:59     ` Steffen Görtz
2018-10-31  0:25 ` Steffen Görtz [this message]
2018-11-01 12:25   ` [Qemu-devel] [PATCH v3 06/13] arm: Instantiate NRF51 special NVM's and NVMC Stefan Hajnoczi
2018-10-31  0:25 ` [Qemu-devel] [PATCH v3 07/13] tests: Add bbc:microbit / nRF51 test suite Steffen Görtz
2018-11-01 12:27   ` Stefan Hajnoczi
2018-10-31  0:25 ` [Qemu-devel] [PATCH v3 08/13] hw/gpio/nrf51_gpio: Add nRF51 GPIO peripheral Steffen Görtz
2018-11-01 12:32   ` Stefan Hajnoczi
2018-11-02 16:29     ` Steffen Görtz
2018-11-02 15:02   ` Peter Maydell
2018-11-02 16:30     ` Steffen Görtz
2018-10-31  0:25 ` [Qemu-devel] [PATCH v3 09/13] arm: Instantiate NRF51 general purpose I/O Steffen Görtz
2018-11-01 12:41   ` Stefan Hajnoczi
2018-10-31  0:25 ` [Qemu-devel] [PATCH v3 10/13] tests/microbit-test: Add Tests for nRF51 GPIO Steffen Görtz
2018-11-01 12:41   ` Stefan Hajnoczi
2018-10-31  0:25 ` [Qemu-devel] [PATCH v3 11/13] hw/timer/nrf51_timer: Add nRF51 Timer peripheral Steffen Görtz
     [not found]   ` <20181101124848.GT24946@stefanha-x1.localdomain>
2018-11-02 16:54     ` Steffen Görtz
2018-10-31  0:25 ` [Qemu-devel] [PATCH v3 12/13] arm: Instantiate NRF51 Timers Steffen Görtz
2018-11-01 13:01   ` Stefan Hajnoczi
2018-11-02 15:57   ` Steffen Görtz
2018-10-31  0:25 ` [Qemu-devel] [PATCH v3 13/13] arm: Add Clock peripheral stub to NRF51 SOC Steffen Görtz
2018-11-01 13:08   ` Stefan Hajnoczi
2018-11-01  4:42 ` [Qemu-devel] [PATCH v3 00/13] arm: nRF51 Devices and Microbit Support no-reply
2018-11-01  4:46 ` no-reply
2018-11-03  3:24 ` no-reply
2018-11-03  3:28 ` no-reply

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20181031002526.14262-7-contrib@steffen-goertz.de \
    --to=contrib@steffen-goertz.de \
    --cc=jim@groklearning.com \
    --cc=joel@jms.id.au \
    --cc=jusual@mail.ru \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    --cc=stefanha@gmail.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).