From: David Gibson <david@gibson.dropbear.id.au>
To: "Cédric Le Goater" <clg@kaod.org>
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org,
Benjamin Herrenschmidt <benh@kernel.crashing.org>
Subject: Re: [Qemu-devel] [PATCH v5 06/36] ppc/xive: add support for the END Event State buffers
Date: Fri, 23 Nov 2018 15:36:11 +1100 [thread overview]
Message-ID: <20181123043611.GZ10448@umbus.fritz.box> (raw)
In-Reply-To: <14e8b331-0c33-b07e-01ca-a540852bea37@kaod.org>
[-- Attachment #1: Type: text/plain, Size: 10391 bytes --]
On Thu, Nov 22, 2018 at 10:58:56PM +0100, Cédric Le Goater wrote:
> On 11/22/18 6:13 AM, David Gibson wrote:
> > On Fri, Nov 16, 2018 at 11:56:59AM +0100, Cédric Le Goater wrote:
> >> The Event Notification Descriptor also contains two Event State
> >> Buffers providing further coalescing of interrupts, one for the
> >> notification event (ESn) and one for the escalation events (ESe). A
> >> MMIO page is assigned for each to control the EOI through loads
> >> only. Stores are not allowed.
> >>
> >> The END ESBs are modeled through an object resembling the 'XiveSource'
> >> It is stateless as the END state bits are backed into the XiveEND
> >> structure under the XiveRouter and the MMIO accesses follow the same
> >> rules as for the standard source ESBs.
> >>
> >> END ESBs are not supported by the Linux drivers neither on OPAL nor on
> >> sPAPR. Nevetherless, it provides a mean to study the question in the
> >> future and validates a bit more the XIVE model.
> >>
> >> Signed-off-by: Cédric Le Goater <clg@kaod.org>
> >> ---
> >> include/hw/ppc/xive.h | 20 ++++++
> >> hw/intc/xive.c | 160 +++++++++++++++++++++++++++++++++++++++++-
> >> 2 files changed, 178 insertions(+), 2 deletions(-)
> >>
> >> diff --git a/include/hw/ppc/xive.h b/include/hw/ppc/xive.h
> >> index ce62aaf28343..24301bf2076d 100644
> >> --- a/include/hw/ppc/xive.h
> >> +++ b/include/hw/ppc/xive.h
> >> @@ -208,6 +208,26 @@ int xive_router_get_end(XiveRouter *xrtr, uint8_t end_blk, uint32_t end_idx,
> >> int xive_router_set_end(XiveRouter *xrtr, uint8_t end_blk, uint32_t end_idx,
> >> XiveEND *end);
> >>
> >> +/*
> >> + * XIVE END ESBs
> >> + */
> >> +
> >> +#define TYPE_XIVE_END_SOURCE "xive-end-source"
> >> +#define XIVE_END_SOURCE(obj) \
> >> + OBJECT_CHECK(XiveENDSource, (obj), TYPE_XIVE_END_SOURCE)
> >
> > Is there a particular reason to make this a full QOM object, rather
> > than just embedding it in the XiveRouter?
>
> yes, it should probably be under the XiveRouter you are right because
> there is a direct link with the ENDT which is in the XiverRouter.
>
> But if I remove the chip_id field from the XiveRouter, it becomes a QOM
> interface. something to ponder.
Huh? I really don't understand what you're saying here. What does
chip_id have to do with anything?
>
> >> +typedef struct XiveENDSource {
> >> + SysBusDevice parent;
> >> +
> >> + uint32_t nr_ends;
> >> +
> >> + /* ESB memory region */
> >> + uint32_t esb_shift;
> >> + MemoryRegion esb_mmio;
> >> +
> >> + XiveRouter *xrtr;
> >> +} XiveENDSource;
> >> +
> >> /*
> >> * For legacy compatibility, the exceptions define up to 256 different
> >> * priorities. P9 implements only 9 levels : 8 active levels [0 - 7]
> >> diff --git a/hw/intc/xive.c b/hw/intc/xive.c
> >> index 9cb001e7b540..5a8882d47a98 100644
> >> --- a/hw/intc/xive.c
> >> +++ b/hw/intc/xive.c
> >> @@ -622,8 +622,18 @@ static void xive_router_end_notify(XiveRouter *xrtr, uint8_t end_blk,
> >> * even futher coalescing in the Router
> >> */
> >> if (!(end.w0 & END_W0_UCOND_NOTIFY)) {
> >> - qemu_log_mask(LOG_UNIMP, "XIVE: !UCOND_NOTIFY not implemented\n");
> >> - return;
> >> + uint8_t pq = GETFIELD(END_W1_ESn, end.w1);
> >> + bool notify = xive_esb_trigger(&pq);
> >> +
> >> + if (pq != GETFIELD(END_W1_ESn, end.w1)) {
> >> + end.w1 = SETFIELD(END_W1_ESn, end.w1, pq);
> >> + xive_router_set_end(xrtr, end_blk, end_idx, &end);
> >> + }
> >> +
> >> + /* ESn[Q]=1 : end of notification */
> >> + if (!notify) {
> >> + return;
> >> + }
> >> }
> >>
> >> /*
> >> @@ -706,6 +716,151 @@ void xive_eas_pic_print_info(XiveEAS *eas, uint32_t lisn, Monitor *mon)
> >> (uint32_t) GETFIELD(EAS_END_DATA, eas->w));
> >> }
> >>
> >> +/*
> >> + * END ESB MMIO loads
> >> + */
> >> +static uint64_t xive_end_source_read(void *opaque, hwaddr addr, unsigned size)
> >> +{
> >> + XiveENDSource *xsrc = XIVE_END_SOURCE(opaque);
> >> + XiveRouter *xrtr = xsrc->xrtr;
> >> + uint32_t offset = addr & 0xFFF;
> >> + uint8_t end_blk;
> >> + uint32_t end_idx;
> >> + XiveEND end;
> >> + uint32_t end_esmask;
> >> + uint8_t pq;
> >> + uint64_t ret = -1;
> >> +
> >> + end_blk = xrtr->chip_id;
> >> + end_idx = addr >> (xsrc->esb_shift + 1);
> >> + if (xive_router_get_end(xrtr, end_blk, end_idx, &end)) {
> >> + qemu_log_mask(LOG_GUEST_ERROR, "XIVE: No END %x/%x\n", end_blk,
> >> + end_idx);
> >> + return -1;
> >> + }
> >> +
> >> + if (!(end.w0 & END_W0_VALID)) {
> >> + qemu_log_mask(LOG_GUEST_ERROR, "XIVE: END %x/%x is invalid\n",
> >> + end_blk, end_idx);
> >> + return -1;
> >> + }
> >> +
> >> + end_esmask = addr_is_even(addr, xsrc->esb_shift) ? END_W1_ESn : END_W1_ESe;
> >> + pq = GETFIELD(end_esmask, end.w1);
> >> +
> >> + switch (offset) {
> >> + case XIVE_ESB_LOAD_EOI ... XIVE_ESB_LOAD_EOI + 0x7FF:
> >> + ret = xive_esb_eoi(&pq);
> >> +
> >> + /* Forward the source event notification for routing ?? */
> >> + break;
> >> +
> >> + case XIVE_ESB_GET ... XIVE_ESB_GET + 0x3FF:
> >> + ret = pq;
> >> + break;
> >> +
> >> + case XIVE_ESB_SET_PQ_00 ... XIVE_ESB_SET_PQ_00 + 0x0FF:
> >> + case XIVE_ESB_SET_PQ_01 ... XIVE_ESB_SET_PQ_01 + 0x0FF:
> >> + case XIVE_ESB_SET_PQ_10 ... XIVE_ESB_SET_PQ_10 + 0x0FF:
> >> + case XIVE_ESB_SET_PQ_11 ... XIVE_ESB_SET_PQ_11 + 0x0FF:
> >> + ret = xive_esb_set(&pq, (offset >> 8) & 0x3);
> >> + break;
> >> + default:
> >> + qemu_log_mask(LOG_GUEST_ERROR, "XIVE: invalid END ESB load addr %d\n",
> >> + offset);
> >> + return -1;
> >> + }
> >> +
> >> + if (pq != GETFIELD(end_esmask, end.w1)) {
> >> + end.w1 = SETFIELD(end_esmask, end.w1, pq);
> >> + xive_router_set_end(xrtr, end_blk, end_idx, &end);
> >> + }
> >
> > We can probably share some more code with XiveSource here, but that's
> > something that can be refined later.
>
> yes clearly. The idea was to introduce a XiveESB model handling only the
> MMIO aspects and rely on an interface to query/modify the underlying PQ bits.
> These state bits are related to a device and the ESB pages are the XIVE way
> to expose them.
>
> I left that for later. I didn't want to complexify more the XiveSource
> with a feature not used today.
>
> Thanks,
>
> C.
>
> >
> >> +
> >> + return ret;
> >> +}
> >> +
> >> +/*
> >> + * END ESB MMIO stores are invalid
> >> + */
> >> +static void xive_end_source_write(void *opaque, hwaddr addr,
> >> + uint64_t value, unsigned size)
> >> +{
> >> + qemu_log_mask(LOG_GUEST_ERROR, "XIVE: invalid ESB write addr 0x%"
> >> + HWADDR_PRIx"\n", addr);
> >> +}
> >> +
> >> +static const MemoryRegionOps xive_end_source_ops = {
> >> + .read = xive_end_source_read,
> >> + .write = xive_end_source_write,
> >> + .endianness = DEVICE_BIG_ENDIAN,
> >> + .valid = {
> >> + .min_access_size = 8,
> >> + .max_access_size = 8,
> >> + },
> >> + .impl = {
> >> + .min_access_size = 8,
> >> + .max_access_size = 8,
> >> + },
> >> +};
> >> +
> >> +static void xive_end_source_realize(DeviceState *dev, Error **errp)
> >> +{
> >> + XiveENDSource *xsrc = XIVE_END_SOURCE(dev);
> >> + Object *obj;
> >> + Error *local_err = NULL;
> >> +
> >> + obj = object_property_get_link(OBJECT(dev), "xive", &local_err);
> >> + if (!obj) {
> >> + error_propagate(errp, local_err);
> >> + error_prepend(errp, "required link 'xive' not found: ");
> >> + return;
> >> + }
> >> +
> >> + xsrc->xrtr = XIVE_ROUTER(obj);
> >> +
> >> + if (!xsrc->nr_ends) {
> >> + error_setg(errp, "Number of interrupt needs to be greater than 0");
> >> + return;
> >> + }
> >> +
> >> + if (xsrc->esb_shift != XIVE_ESB_4K &&
> >> + xsrc->esb_shift != XIVE_ESB_64K) {
> >> + error_setg(errp, "Invalid ESB shift setting");
> >> + return;
> >> + }
> >> +
> >> + /*
> >> + * Each END is assigned an even/odd pair of MMIO pages, the even page
> >> + * manages the ESn field while the odd page manages the ESe field.
> >> + */
> >> + memory_region_init_io(&xsrc->esb_mmio, OBJECT(xsrc),
> >> + &xive_end_source_ops, xsrc, "xive.end",
> >> + (1ull << (xsrc->esb_shift + 1)) * xsrc->nr_ends);
> >> + sysbus_init_mmio(SYS_BUS_DEVICE(dev), &xsrc->esb_mmio);
> >> +}
> >> +
> >> +static Property xive_end_source_properties[] = {
> >> + DEFINE_PROP_UINT32("nr-ends", XiveENDSource, nr_ends, 0),
> >> + DEFINE_PROP_UINT32("shift", XiveENDSource, esb_shift, XIVE_ESB_64K),
> >> + DEFINE_PROP_END_OF_LIST(),
> >> +};
> >> +
> >> +static void xive_end_source_class_init(ObjectClass *klass, void *data)
> >> +{
> >> + DeviceClass *dc = DEVICE_CLASS(klass);
> >> +
> >> + dc->desc = "XIVE END Source";
> >> + dc->props = xive_end_source_properties;
> >> + dc->realize = xive_end_source_realize;
> >> +}
> >> +
> >> +static const TypeInfo xive_end_source_info = {
> >> + .name = TYPE_XIVE_END_SOURCE,
> >> + .parent = TYPE_SYS_BUS_DEVICE,
> >> + .instance_size = sizeof(XiveENDSource),
> >> + .class_init = xive_end_source_class_init,
> >> +};
> >> +
> >> /*
> >> * XIVE Fabric
> >> */
> >> @@ -720,6 +875,7 @@ static void xive_register_types(void)
> >> type_register_static(&xive_source_info);
> >> type_register_static(&xive_fabric_info);
> >> type_register_static(&xive_router_info);
> >> + type_register_static(&xive_end_source_info);
> >> }
> >>
> >> type_init(xive_register_types)
> >
>
--
David Gibson | I'll have my music baroque, and my code
david AT gibson.dropbear.id.au | minimalist, thank you. NOT _the_ _other_
| _way_ _around_!
http://www.ozlabs.org/~dgibson
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
next prev parent reply other threads:[~2018-11-23 6:22 UTC|newest]
Thread overview: 184+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-11-16 10:56 [Qemu-devel] [PATCH v5 00/36] ppc: support for the XIVE interrupt controller (POWER9) Cédric Le Goater
2018-11-16 10:56 ` [Qemu-devel] [PATCH v5 01/36] ppc/xive: introduce a XIVE interrupt source model Cédric Le Goater
2018-11-22 3:05 ` David Gibson
2018-11-22 7:25 ` Cédric Le Goater
2018-11-23 0:31 ` David Gibson
2018-11-23 8:21 ` Cédric Le Goater
2018-11-26 8:14 ` Cédric Le Goater
2018-11-16 10:56 ` [Qemu-devel] [PATCH v5 02/36] ppc/xive: add support for the LSI interrupt sources Cédric Le Goater
2018-11-22 3:19 ` David Gibson
2018-11-22 7:39 ` Cédric Le Goater
2018-11-23 1:08 ` David Gibson
2018-11-23 13:28 ` Cédric Le Goater
2018-11-26 5:39 ` David Gibson
2018-11-26 11:20 ` Cédric Le Goater
2018-11-26 23:48 ` David Gibson
2018-11-27 7:30 ` Cédric Le Goater
2018-11-16 10:56 ` [Qemu-devel] [PATCH v5 03/36] ppc/xive: introduce the XiveFabric interface Cédric Le Goater
2018-11-16 10:56 ` [Qemu-devel] [PATCH v5 04/36] ppc/xive: introduce the XiveRouter model Cédric Le Goater
2018-11-22 4:11 ` David Gibson
2018-11-22 7:53 ` Cédric Le Goater
2018-11-23 3:50 ` David Gibson
2018-11-23 8:06 ` Cédric Le Goater
2018-11-27 1:54 ` David Gibson
2018-11-27 8:45 ` Cédric Le Goater
2018-11-22 4:44 ` David Gibson
2018-11-22 6:50 ` Benjamin Herrenschmidt
2018-11-22 7:59 ` Cédric Le Goater
2018-11-23 1:17 ` David Gibson
2018-11-23 1:10 ` David Gibson
2018-11-23 10:28 ` Cédric Le Goater
2018-11-26 5:44 ` David Gibson
2018-11-26 9:39 ` Cédric Le Goater
2018-11-27 0:11 ` David Gibson
2018-11-27 7:30 ` Cédric Le Goater
2018-11-27 22:56 ` David Gibson
2018-11-16 10:56 ` [Qemu-devel] [PATCH v5 05/36] ppc/xive: introduce the XIVE Event Notification Descriptors Cédric Le Goater
2018-11-22 4:41 ` David Gibson
2018-11-22 6:49 ` Benjamin Herrenschmidt
2018-11-23 3:51 ` David Gibson
2018-11-22 21:47 ` Cédric Le Goater
2018-11-23 4:35 ` David Gibson
2018-11-23 11:01 ` Cédric Le Goater
2018-11-29 4:46 ` David Gibson
2018-11-16 10:56 ` [Qemu-devel] [PATCH v5 06/36] ppc/xive: add support for the END Event State buffers Cédric Le Goater
2018-11-22 5:13 ` David Gibson
2018-11-22 21:58 ` Cédric Le Goater
2018-11-23 4:36 ` David Gibson [this message]
2018-11-23 7:28 ` Cédric Le Goater
2018-11-26 5:54 ` David Gibson
2018-11-29 22:06 ` Cédric Le Goater
2018-11-30 1:04 ` David Gibson
2018-11-30 6:41 ` Cédric Le Goater
2018-12-03 1:14 ` David Gibson
2018-12-03 16:19 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 07/36] ppc/xive: introduce the XIVE interrupt thread context Cédric Le Goater
2018-11-23 5:08 ` David Gibson
2018-11-25 20:35 ` Cédric Le Goater
2018-11-27 5:07 ` David Gibson
2018-11-27 12:47 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 08/36] ppc/xive: introduce a simplified XIVE presenter Cédric Le Goater
2018-11-27 23:49 ` David Gibson
2018-11-28 2:34 ` Benjamin Herrenschmidt
2018-11-28 10:59 ` Cédric Le Goater
2018-11-29 0:47 ` David Gibson
2018-11-29 3:39 ` Benjamin Herrenschmidt
2018-11-29 17:51 ` Cédric Le Goater
2018-11-30 1:09 ` David Gibson
2018-12-03 17:05 ` Cédric Le Goater
2018-12-04 1:54 ` David Gibson
2018-12-04 17:04 ` Cédric Le Goater
2018-12-05 1:40 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 09/36] ppc/xive: notify the CPU when the interrupt priority is more privileged Cédric Le Goater
2018-11-28 0:13 ` David Gibson
2018-11-28 2:32 ` Benjamin Herrenschmidt
2018-11-28 2:41 ` David Gibson
2018-11-28 3:00 ` Eric Blake
2018-11-28 11:30 ` Cédric Le Goater
2018-11-29 0:49 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 10/36] spapr/xive: introduce a XIVE interrupt controller Cédric Le Goater
2018-11-28 0:52 ` David Gibson
2018-11-28 16:27 ` Cédric Le Goater
2018-11-29 0:54 ` David Gibson
2018-11-29 14:37 ` Cédric Le Goater
2018-11-29 22:36 ` David Gibson
2018-12-04 17:12 ` Cédric Le Goater
2018-12-05 1:41 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 11/36] spapr/xive: use the VCPU id as a NVT identifier Cédric Le Goater
2018-11-28 2:39 ` David Gibson
2018-11-28 16:48 ` Cédric Le Goater
2018-11-29 1:00 ` David Gibson
2018-11-29 15:27 ` Cédric Le Goater
2018-11-30 1:11 ` David Gibson
2018-11-30 6:56 ` Cédric Le Goater
2018-12-03 1:18 ` David Gibson
2018-12-03 16:30 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 12/36] spapr: initialize VSMT before initializing the IRQ backend Cédric Le Goater
2018-11-28 2:57 ` David Gibson
2018-11-28 9:35 ` [Qemu-devel] [Qemu-ppc] " Greg Kurz
2018-11-28 16:50 ` Cédric Le Goater
2018-11-28 16:59 ` Greg Kurz
2018-11-29 1:02 ` David Gibson
2018-11-29 6:56 ` Greg Kurz
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 13/36] spapr: introduce a spapr_irq_init() routine Cédric Le Goater
2018-11-28 2:59 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 14/36] spapr: modify the irq backend 'init' method Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 15/36] spapr: introdude a new machine IRQ backend for XIVE Cédric Le Goater
2018-11-28 3:28 ` David Gibson
2018-11-28 17:16 ` Cédric Le Goater
2018-11-29 1:07 ` David Gibson
2018-11-29 15:34 ` Cédric Le Goater
2018-11-29 22:39 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 16/36] spapr: add hcalls support for the XIVE exploitation interrupt mode Cédric Le Goater
2018-11-28 4:25 ` David Gibson
2018-11-28 22:21 ` Cédric Le Goater
2018-11-29 1:23 ` David Gibson
2018-11-29 16:04 ` Cédric Le Goater
2018-11-30 1:23 ` David Gibson
2018-11-30 8:07 ` Cédric Le Goater
2018-12-03 1:36 ` David Gibson
2018-12-03 16:49 ` Cédric Le Goater
2018-12-04 1:56 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 17/36] spapr: add device tree support for the XIVE exploitation mode Cédric Le Goater
2018-11-28 4:31 ` David Gibson
2018-11-28 22:26 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 18/36] spapr: allocate the interrupt thread context under the CPU core Cédric Le Goater
2018-11-28 4:39 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 19/36] spapr: add a 'pseries-3.1-xive' machine type Cédric Le Goater
2018-11-28 4:42 ` David Gibson
2018-11-28 22:37 ` Cédric Le Goater
2018-12-04 15:14 ` Cédric Le Goater
2018-12-05 1:44 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 20/36] spapr: add classes for the XIVE models Cédric Le Goater
2018-11-28 5:13 ` David Gibson
2018-11-28 22:38 ` Cédric Le Goater
2018-11-29 2:59 ` David Gibson
2018-11-29 16:06 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 21/36] spapr: extend the sPAPR IRQ backend for XICS migration Cédric Le Goater
2018-11-28 5:54 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 22/36] spapr/xive: add models for KVM support Cédric Le Goater
2018-11-28 5:52 ` David Gibson
2018-11-28 22:45 ` Cédric Le Goater
2018-11-29 3:33 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 23/36] spapr/xive: add migration support for KVM Cédric Le Goater
2018-11-29 3:43 ` David Gibson
2018-11-29 16:19 ` Cédric Le Goater
2018-11-30 1:24 ` David Gibson
2018-11-30 7:04 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 24/36] spapr: add a 'reset' method to the sPAPR IRQ backend Cédric Le Goater
2018-11-29 3:47 ` David Gibson
2018-11-29 16:21 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 25/36] spapr: set the interrupt presenter at reset Cédric Le Goater
2018-11-29 4:03 ` David Gibson
2018-11-29 16:28 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 26/36] spapr: add a 'pseries-3.1-dual' machine type Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 27/36] sysbus: add a sysbus_mmio_unmap() helper Cédric Le Goater
2018-11-29 4:09 ` David Gibson
2018-11-29 16:36 ` Cédric Le Goater
2018-12-03 15:52 ` Cédric Le Goater
2018-12-04 1:59 ` David Gibson
2018-12-03 17:48 ` Peter Maydell
2018-12-04 12:33 ` Cédric Le Goater
2018-12-04 13:04 ` Peter Maydell
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 28/36] ppc/xics: introduce a icp_kvm_init() routine Cédric Le Goater
2018-11-29 4:08 ` David Gibson
2018-11-29 16:36 ` Cédric Le Goater
2018-11-29 22:43 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 29/36] ppc/xics: remove abort() in icp_kvm_init() Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 30/36] spapr: check for KVM IRQ device activation Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 31/36] spapr/xive: export the spapr_xive_kvm_init() routine Cédric Le Goater
2018-11-29 4:11 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 32/36] spapr/rtas: modify spapr_rtas_register() to remove RTAS handlers Cédric Le Goater
2018-11-29 4:12 ` David Gibson
2018-11-29 16:40 ` Cédric Le Goater
2018-11-29 22:44 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 33/36] spapr: introduce routines to delete the KVM IRQ device Cédric Le Goater
2018-11-29 4:17 ` David Gibson
2018-11-29 16:41 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 34/36] spapr: add KVM support to the 'dual' machine Cédric Le Goater
2018-11-29 4:22 ` David Gibson
2018-11-29 17:07 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 35/36] ppc: externalize ppc_get_vcpu_by_pir() Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 36/36] ppc/pnv: add XIVE support Cédric Le Goater
2018-12-03 2:26 ` David Gibson
2018-12-06 15:14 ` Cédric Le Goater
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181123043611.GZ10448@umbus.fritz.box \
--to=david@gibson.dropbear.id.au \
--cc=benh@kernel.crashing.org \
--cc=clg@kaod.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).