From: David Gibson <david@gibson.dropbear.id.au>
To: "Cédric Le Goater" <clg@kaod.org>
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org,
Benjamin Herrenschmidt <benh@kernel.crashing.org>
Subject: Re: [Qemu-devel] [PATCH v5 17/36] spapr: add device tree support for the XIVE exploitation mode
Date: Wed, 28 Nov 2018 15:31:55 +1100 [thread overview]
Message-ID: <20181128043155.GA2251@umbus.fritz.box> (raw)
In-Reply-To: <20181116105729.23240-18-clg@kaod.org>
[-- Attachment #1: Type: text/plain, Size: 8894 bytes --]
On Fri, Nov 16, 2018 at 11:57:10AM +0100, Cédric Le Goater wrote:
> The XIVE interface for the guest is described in the device tree under
> the "interrupt-controller" node. A couple of new properties are
> specific to XIVE :
>
> - "reg"
>
> contains the base address and size of the thread interrupt
> managnement areas (TIMA), for the User level and for the Guest OS
> level. Only the Guest OS level is taken into account today.
>
> - "ibm,xive-eq-sizes"
>
> the size of the event queues. One cell per size supported, contains
> log2 of size, in ascending order.
>
> - "ibm,xive-lisn-ranges"
>
> the IRQ interrupt number ranges assigned to the guest for the IPIs.
>
> and also under the root node :
>
> - "ibm,plat-res-int-priorities"
>
> contains a list of priorities that the hypervisor has reserved for
> its own use. OPAL uses the priority 7 queue to automatically
> escalate interrupts for all other queues (DD2.X POWER9). So only
> priorities [0..6] are allowed for the guest.
>
> Extend the sPAPR IRQ backend with a new handler to populate the DT
> with the appropriate "interrupt-controller" node.
>
> Signed-off-by: Cédric Le Goater <clg@kaod.org>
> ---
> include/hw/ppc/spapr_irq.h | 2 ++
> include/hw/ppc/spapr_xive.h | 2 ++
> hw/intc/spapr_xive_hcall.c | 62 +++++++++++++++++++++++++++++++++++++
> hw/ppc/spapr.c | 3 +-
> hw/ppc/spapr_irq.c | 17 ++++++++++
> 5 files changed, 85 insertions(+), 1 deletion(-)
>
> diff --git a/include/hw/ppc/spapr_irq.h b/include/hw/ppc/spapr_irq.h
> index c854ae527808..cfdc1f86e713 100644
> --- a/include/hw/ppc/spapr_irq.h
> +++ b/include/hw/ppc/spapr_irq.h
> @@ -40,6 +40,8 @@ typedef struct sPAPRIrq {
> void (*free)(sPAPRMachineState *spapr, int irq, int num);
> qemu_irq (*qirq)(sPAPRMachineState *spapr, int irq);
> void (*print_info)(sPAPRMachineState *spapr, Monitor *mon);
> + void (*dt_populate)(sPAPRMachineState *spapr, uint32_t nr_servers,
> + void *fdt, uint32_t phandle);
> } sPAPRIrq;
>
> extern sPAPRIrq spapr_irq_xics;
> diff --git a/include/hw/ppc/spapr_xive.h b/include/hw/ppc/spapr_xive.h
> index 418511f3dc10..5b3fab192d41 100644
> --- a/include/hw/ppc/spapr_xive.h
> +++ b/include/hw/ppc/spapr_xive.h
> @@ -65,5 +65,7 @@ bool spapr_xive_priority_is_valid(uint8_t priority);
> typedef struct sPAPRMachineState sPAPRMachineState;
>
> void spapr_xive_hcall_init(sPAPRMachineState *spapr);
> +void spapr_dt_xive(sPAPRXive *xive, int nr_servers, void *fdt,
> + uint32_t phandle);
>
> #endif /* PPC_SPAPR_XIVE_H */
> diff --git a/hw/intc/spapr_xive_hcall.c b/hw/intc/spapr_xive_hcall.c
> index 52e4e23995f5..66c78aa88500 100644
> --- a/hw/intc/spapr_xive_hcall.c
> +++ b/hw/intc/spapr_xive_hcall.c
> @@ -890,3 +890,65 @@ void spapr_xive_hcall_init(sPAPRMachineState *spapr)
> spapr_register_hypercall(H_INT_SYNC, h_int_sync);
> spapr_register_hypercall(H_INT_RESET, h_int_reset);
> }
> +
> +void spapr_dt_xive(sPAPRXive *xive, int nr_servers, void *fdt, uint32_t phandle)
> +{
> + int node;
> + uint64_t timas[2 * 2];
> + /* Interrupt number ranges for the IPIs */
> + uint32_t lisn_ranges[] = {
> + cpu_to_be32(0),
> + cpu_to_be32(nr_servers),
> + };
> + uint32_t eq_sizes[] = {
> + cpu_to_be32(12), /* 4K */
> + cpu_to_be32(16), /* 64K */
> + cpu_to_be32(21), /* 2M */
> + cpu_to_be32(24), /* 16M */
> + };
> + /* The following array is in sync with the 'spapr_xive_priority_is_valid'
> + * routine above. The O/S is expected to choose priority 6.
> + */
> + uint32_t plat_res_int_priorities[] = {
> + cpu_to_be32(7), /* start */
> + cpu_to_be32(0xf8), /* count */
> + };
> + gchar *nodename;
> +
> + /* Thread Interrupt Management Area : User (ring 3) and OS (ring 2) */
> + timas[0] = cpu_to_be64(xive->tm_base + 3 * (1ull << TM_SHIFT));
> + timas[1] = cpu_to_be64(1ull << TM_SHIFT);
> + timas[2] = cpu_to_be64(xive->tm_base + 2 * (1ull << TM_SHIFT));
Don't you have symbolic constants for the ring numbers, instead of '2'
and '3' above?
> + timas[3] = cpu_to_be64(1ull << TM_SHIFT);
> +
> + nodename = g_strdup_printf("interrupt-controller@%" PRIx64,
> + xive->tm_base + 3 * (1 << TM_SHIFT));
> + _FDT(node = fdt_add_subnode(fdt, 0, nodename));
> + g_free(nodename);
> +
> + _FDT(fdt_setprop_string(fdt, node, "device_type", "power-ivpe"));
> + _FDT(fdt_setprop(fdt, node, "reg", timas, sizeof(timas)));
> +
> + _FDT(fdt_setprop_string(fdt, node, "compatible", "ibm,power-ivpe"));
> + _FDT(fdt_setprop(fdt, node, "ibm,xive-eq-sizes", eq_sizes,
> + sizeof(eq_sizes)));
> + _FDT(fdt_setprop(fdt, node, "ibm,xive-lisn-ranges", lisn_ranges,
> + sizeof(lisn_ranges)));
> +
> + /* For Linux to link the LSIs to the main interrupt controller.
What's the "main interrupt controller" in this context?
> + * These properties are not in XIVE exploitation mode sPAPR
> + * specs
> + */
> + _FDT(fdt_setprop(fdt, node, "interrupt-controller", NULL, 0));
> + _FDT(fdt_setprop_cell(fdt, node, "#interrupt-cells", 2));
> +
> + /* For SLOF */
> + _FDT(fdt_setprop_cell(fdt, node, "linux,phandle", phandle));
> + _FDT(fdt_setprop_cell(fdt, node, "phandle", phandle));
> +
> + /* The "ibm,plat-res-int-priorities" property defines the priority
> + * ranges reserved by the hypervisor
> + */
> + _FDT(fdt_setprop(fdt, 0, "ibm,plat-res-int-priorities",
> + plat_res_int_priorities, sizeof(plat_res_int_priorities)));
> +}
> diff --git a/hw/ppc/spapr.c b/hw/ppc/spapr.c
> index 9f8c19e56e7a..ad1692cdcd0f 100644
> --- a/hw/ppc/spapr.c
> +++ b/hw/ppc/spapr.c
> @@ -1270,7 +1270,8 @@ static void *spapr_build_fdt(sPAPRMachineState *spapr,
> _FDT(fdt_setprop_cell(fdt, 0, "#size-cells", 2));
>
> /* /interrupt controller */
> - spapr_dt_xics(xics_max_server_number(spapr), fdt, PHANDLE_XICP);
> + smc->irq->dt_populate(spapr, xics_max_server_number(spapr), fdt,
> + PHANDLE_XICP);
>
> ret = spapr_populate_memory(spapr, fdt);
> if (ret < 0) {
> diff --git a/hw/ppc/spapr_irq.c b/hw/ppc/spapr_irq.c
> index da6fcfaa3c52..d88a029d8c5c 100644
> --- a/hw/ppc/spapr_irq.c
> +++ b/hw/ppc/spapr_irq.c
> @@ -190,6 +190,13 @@ static void spapr_irq_print_info_xics(sPAPRMachineState *spapr, Monitor *mon)
> ics_pic_print_info(spapr->ics, mon);
> }
>
> +static void spapr_irq_dt_populate_xics(sPAPRMachineState *spapr,
> + uint32_t nr_servers, void *fdt,
> + uint32_t phandle)
> +{
> + spapr_dt_xics(nr_servers, fdt, phandle);
> +}
> +
It'd be nicer to change the signature of spapr_dt_xics, rather than
having this one line wrapper.
> #define SPAPR_IRQ_XICS_NR_IRQS 0x1000
> #define SPAPR_IRQ_XICS_NR_MSIS \
> (XICS_IRQ_BASE + SPAPR_IRQ_XICS_NR_IRQS - SPAPR_IRQ_MSI)
> @@ -203,6 +210,7 @@ sPAPRIrq spapr_irq_xics = {
> .free = spapr_irq_free_xics,
> .qirq = spapr_qirq_xics,
> .print_info = spapr_irq_print_info_xics,
> + .dt_populate = spapr_irq_dt_populate_xics,
> };
>
> /*
> @@ -300,6 +308,13 @@ static void spapr_irq_print_info_xive(sPAPRMachineState *spapr,
> spapr_xive_pic_print_info(spapr->xive, mon);
> }
>
> +static void spapr_irq_dt_populate_xive(sPAPRMachineState *spapr,
> + uint32_t nr_servers, void *fdt,
> + uint32_t phandle)
> +{
> + spapr_dt_xive(spapr->xive, nr_servers, fdt, phandle);
Uh.. and to make the hook signature just match what we need rather
than having to have trivial wrappers in both cases.
> +}
> +
> /*
> * XIVE uses the full IRQ number space. Set it to 8K to be compatible
> * with XICS.
> @@ -317,6 +332,7 @@ sPAPRIrq spapr_irq_xive = {
> .free = spapr_irq_free_xive,
> .qirq = spapr_qirq_xive,
> .print_info = spapr_irq_print_info_xive,
> + .dt_populate = spapr_irq_dt_populate_xive,
> };
>
> /*
> @@ -421,4 +437,5 @@ sPAPRIrq spapr_irq_xics_legacy = {
> .free = spapr_irq_free_xics,
> .qirq = spapr_qirq_xics,
> .print_info = spapr_irq_print_info_xics,
> + .dt_populate = spapr_irq_dt_populate_xics,
> };
--
David Gibson | I'll have my music baroque, and my code
david AT gibson.dropbear.id.au | minimalist, thank you. NOT _the_ _other_
| _way_ _around_!
http://www.ozlabs.org/~dgibson
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
next prev parent reply other threads:[~2018-11-28 4:32 UTC|newest]
Thread overview: 184+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-11-16 10:56 [Qemu-devel] [PATCH v5 00/36] ppc: support for the XIVE interrupt controller (POWER9) Cédric Le Goater
2018-11-16 10:56 ` [Qemu-devel] [PATCH v5 01/36] ppc/xive: introduce a XIVE interrupt source model Cédric Le Goater
2018-11-22 3:05 ` David Gibson
2018-11-22 7:25 ` Cédric Le Goater
2018-11-23 0:31 ` David Gibson
2018-11-23 8:21 ` Cédric Le Goater
2018-11-26 8:14 ` Cédric Le Goater
2018-11-16 10:56 ` [Qemu-devel] [PATCH v5 02/36] ppc/xive: add support for the LSI interrupt sources Cédric Le Goater
2018-11-22 3:19 ` David Gibson
2018-11-22 7:39 ` Cédric Le Goater
2018-11-23 1:08 ` David Gibson
2018-11-23 13:28 ` Cédric Le Goater
2018-11-26 5:39 ` David Gibson
2018-11-26 11:20 ` Cédric Le Goater
2018-11-26 23:48 ` David Gibson
2018-11-27 7:30 ` Cédric Le Goater
2018-11-16 10:56 ` [Qemu-devel] [PATCH v5 03/36] ppc/xive: introduce the XiveFabric interface Cédric Le Goater
2018-11-16 10:56 ` [Qemu-devel] [PATCH v5 04/36] ppc/xive: introduce the XiveRouter model Cédric Le Goater
2018-11-22 4:11 ` David Gibson
2018-11-22 7:53 ` Cédric Le Goater
2018-11-23 3:50 ` David Gibson
2018-11-23 8:06 ` Cédric Le Goater
2018-11-27 1:54 ` David Gibson
2018-11-27 8:45 ` Cédric Le Goater
2018-11-22 4:44 ` David Gibson
2018-11-22 6:50 ` Benjamin Herrenschmidt
2018-11-22 7:59 ` Cédric Le Goater
2018-11-23 1:17 ` David Gibson
2018-11-23 1:10 ` David Gibson
2018-11-23 10:28 ` Cédric Le Goater
2018-11-26 5:44 ` David Gibson
2018-11-26 9:39 ` Cédric Le Goater
2018-11-27 0:11 ` David Gibson
2018-11-27 7:30 ` Cédric Le Goater
2018-11-27 22:56 ` David Gibson
2018-11-16 10:56 ` [Qemu-devel] [PATCH v5 05/36] ppc/xive: introduce the XIVE Event Notification Descriptors Cédric Le Goater
2018-11-22 4:41 ` David Gibson
2018-11-22 6:49 ` Benjamin Herrenschmidt
2018-11-23 3:51 ` David Gibson
2018-11-22 21:47 ` Cédric Le Goater
2018-11-23 4:35 ` David Gibson
2018-11-23 11:01 ` Cédric Le Goater
2018-11-29 4:46 ` David Gibson
2018-11-16 10:56 ` [Qemu-devel] [PATCH v5 06/36] ppc/xive: add support for the END Event State buffers Cédric Le Goater
2018-11-22 5:13 ` David Gibson
2018-11-22 21:58 ` Cédric Le Goater
2018-11-23 4:36 ` David Gibson
2018-11-23 7:28 ` Cédric Le Goater
2018-11-26 5:54 ` David Gibson
2018-11-29 22:06 ` Cédric Le Goater
2018-11-30 1:04 ` David Gibson
2018-11-30 6:41 ` Cédric Le Goater
2018-12-03 1:14 ` David Gibson
2018-12-03 16:19 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 07/36] ppc/xive: introduce the XIVE interrupt thread context Cédric Le Goater
2018-11-23 5:08 ` David Gibson
2018-11-25 20:35 ` Cédric Le Goater
2018-11-27 5:07 ` David Gibson
2018-11-27 12:47 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 08/36] ppc/xive: introduce a simplified XIVE presenter Cédric Le Goater
2018-11-27 23:49 ` David Gibson
2018-11-28 2:34 ` Benjamin Herrenschmidt
2018-11-28 10:59 ` Cédric Le Goater
2018-11-29 0:47 ` David Gibson
2018-11-29 3:39 ` Benjamin Herrenschmidt
2018-11-29 17:51 ` Cédric Le Goater
2018-11-30 1:09 ` David Gibson
2018-12-03 17:05 ` Cédric Le Goater
2018-12-04 1:54 ` David Gibson
2018-12-04 17:04 ` Cédric Le Goater
2018-12-05 1:40 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 09/36] ppc/xive: notify the CPU when the interrupt priority is more privileged Cédric Le Goater
2018-11-28 0:13 ` David Gibson
2018-11-28 2:32 ` Benjamin Herrenschmidt
2018-11-28 2:41 ` David Gibson
2018-11-28 3:00 ` Eric Blake
2018-11-28 11:30 ` Cédric Le Goater
2018-11-29 0:49 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 10/36] spapr/xive: introduce a XIVE interrupt controller Cédric Le Goater
2018-11-28 0:52 ` David Gibson
2018-11-28 16:27 ` Cédric Le Goater
2018-11-29 0:54 ` David Gibson
2018-11-29 14:37 ` Cédric Le Goater
2018-11-29 22:36 ` David Gibson
2018-12-04 17:12 ` Cédric Le Goater
2018-12-05 1:41 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 11/36] spapr/xive: use the VCPU id as a NVT identifier Cédric Le Goater
2018-11-28 2:39 ` David Gibson
2018-11-28 16:48 ` Cédric Le Goater
2018-11-29 1:00 ` David Gibson
2018-11-29 15:27 ` Cédric Le Goater
2018-11-30 1:11 ` David Gibson
2018-11-30 6:56 ` Cédric Le Goater
2018-12-03 1:18 ` David Gibson
2018-12-03 16:30 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 12/36] spapr: initialize VSMT before initializing the IRQ backend Cédric Le Goater
2018-11-28 2:57 ` David Gibson
2018-11-28 9:35 ` [Qemu-devel] [Qemu-ppc] " Greg Kurz
2018-11-28 16:50 ` Cédric Le Goater
2018-11-28 16:59 ` Greg Kurz
2018-11-29 1:02 ` David Gibson
2018-11-29 6:56 ` Greg Kurz
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 13/36] spapr: introduce a spapr_irq_init() routine Cédric Le Goater
2018-11-28 2:59 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 14/36] spapr: modify the irq backend 'init' method Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 15/36] spapr: introdude a new machine IRQ backend for XIVE Cédric Le Goater
2018-11-28 3:28 ` David Gibson
2018-11-28 17:16 ` Cédric Le Goater
2018-11-29 1:07 ` David Gibson
2018-11-29 15:34 ` Cédric Le Goater
2018-11-29 22:39 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 16/36] spapr: add hcalls support for the XIVE exploitation interrupt mode Cédric Le Goater
2018-11-28 4:25 ` David Gibson
2018-11-28 22:21 ` Cédric Le Goater
2018-11-29 1:23 ` David Gibson
2018-11-29 16:04 ` Cédric Le Goater
2018-11-30 1:23 ` David Gibson
2018-11-30 8:07 ` Cédric Le Goater
2018-12-03 1:36 ` David Gibson
2018-12-03 16:49 ` Cédric Le Goater
2018-12-04 1:56 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 17/36] spapr: add device tree support for the XIVE exploitation mode Cédric Le Goater
2018-11-28 4:31 ` David Gibson [this message]
2018-11-28 22:26 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 18/36] spapr: allocate the interrupt thread context under the CPU core Cédric Le Goater
2018-11-28 4:39 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 19/36] spapr: add a 'pseries-3.1-xive' machine type Cédric Le Goater
2018-11-28 4:42 ` David Gibson
2018-11-28 22:37 ` Cédric Le Goater
2018-12-04 15:14 ` Cédric Le Goater
2018-12-05 1:44 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 20/36] spapr: add classes for the XIVE models Cédric Le Goater
2018-11-28 5:13 ` David Gibson
2018-11-28 22:38 ` Cédric Le Goater
2018-11-29 2:59 ` David Gibson
2018-11-29 16:06 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 21/36] spapr: extend the sPAPR IRQ backend for XICS migration Cédric Le Goater
2018-11-28 5:54 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 22/36] spapr/xive: add models for KVM support Cédric Le Goater
2018-11-28 5:52 ` David Gibson
2018-11-28 22:45 ` Cédric Le Goater
2018-11-29 3:33 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 23/36] spapr/xive: add migration support for KVM Cédric Le Goater
2018-11-29 3:43 ` David Gibson
2018-11-29 16:19 ` Cédric Le Goater
2018-11-30 1:24 ` David Gibson
2018-11-30 7:04 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 24/36] spapr: add a 'reset' method to the sPAPR IRQ backend Cédric Le Goater
2018-11-29 3:47 ` David Gibson
2018-11-29 16:21 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 25/36] spapr: set the interrupt presenter at reset Cédric Le Goater
2018-11-29 4:03 ` David Gibson
2018-11-29 16:28 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 26/36] spapr: add a 'pseries-3.1-dual' machine type Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 27/36] sysbus: add a sysbus_mmio_unmap() helper Cédric Le Goater
2018-11-29 4:09 ` David Gibson
2018-11-29 16:36 ` Cédric Le Goater
2018-12-03 15:52 ` Cédric Le Goater
2018-12-04 1:59 ` David Gibson
2018-12-03 17:48 ` Peter Maydell
2018-12-04 12:33 ` Cédric Le Goater
2018-12-04 13:04 ` Peter Maydell
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 28/36] ppc/xics: introduce a icp_kvm_init() routine Cédric Le Goater
2018-11-29 4:08 ` David Gibson
2018-11-29 16:36 ` Cédric Le Goater
2018-11-29 22:43 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 29/36] ppc/xics: remove abort() in icp_kvm_init() Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 30/36] spapr: check for KVM IRQ device activation Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 31/36] spapr/xive: export the spapr_xive_kvm_init() routine Cédric Le Goater
2018-11-29 4:11 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 32/36] spapr/rtas: modify spapr_rtas_register() to remove RTAS handlers Cédric Le Goater
2018-11-29 4:12 ` David Gibson
2018-11-29 16:40 ` Cédric Le Goater
2018-11-29 22:44 ` David Gibson
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 33/36] spapr: introduce routines to delete the KVM IRQ device Cédric Le Goater
2018-11-29 4:17 ` David Gibson
2018-11-29 16:41 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 34/36] spapr: add KVM support to the 'dual' machine Cédric Le Goater
2018-11-29 4:22 ` David Gibson
2018-11-29 17:07 ` Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 35/36] ppc: externalize ppc_get_vcpu_by_pir() Cédric Le Goater
2018-11-16 10:57 ` [Qemu-devel] [PATCH v5 36/36] ppc/pnv: add XIVE support Cédric Le Goater
2018-12-03 2:26 ` David Gibson
2018-12-06 15:14 ` Cédric Le Goater
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181128043155.GA2251@umbus.fritz.box \
--to=david@gibson.dropbear.id.au \
--cc=benh@kernel.crashing.org \
--cc=clg@kaod.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).