From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:43260) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gUepJ-000478-GV for qemu-devel@nongnu.org; Wed, 05 Dec 2018 16:35:26 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gUepG-0000EM-9k for qemu-devel@nongnu.org; Wed, 05 Dec 2018 16:35:25 -0500 Received: from mx1.redhat.com ([209.132.183.28]:42718) by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32) (Exim 4.71) (envelope-from ) id 1gUepG-0000D1-3b for qemu-devel@nongnu.org; Wed, 05 Dec 2018 16:35:22 -0500 Date: Wed, 5 Dec 2018 14:35:16 -0700 From: Alex Williamson Message-ID: <20181205143516.2badf97c@x1.home> In-Reply-To: <154394084810.28192.18333845343054369357.stgit@gimli.home> References: <154393964026.28192.13536237934563059985.stgit@gimli.home> <154394084810.28192.18333845343054369357.stgit@gimli.home> MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Subject: Re: [Qemu-devel] [for-4.0 PATCH v3 9/9] pcie: Fast PCIe root ports for new machines List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: qemu-devel@nongnu.org Cc: "Michael S. Tsirkin" , Marcel Apfelbaum On Tue, 04 Dec 2018 09:27:28 -0700 Alex Williamson wrote: > Change the default speed and width for new machine types to the > fastest and widest currently supported. This should be compatible to > the PCIe 4.0 spec. Pre-QEMU-4.0 machine types remain at 2.5GT/s, x1 > width. > > Cc: Michael S. Tsirkin > Cc: Marcel Apfelbaum > Signed-off-by: Alex Williamson > --- > hw/pci-bridge/gen_pcie_root_port.c | 4 ++-- > include/hw/compat.h | 10 +++++++++- > 2 files changed, 11 insertions(+), 3 deletions(-) > > diff --git a/hw/pci-bridge/gen_pcie_root_port.c b/hw/pci-bridge/gen_pcie_root_port.c > index ca5418a89dd2..9766edb44596 100644 > --- a/hw/pci-bridge/gen_pcie_root_port.c > +++ b/hw/pci-bridge/gen_pcie_root_port.c > @@ -125,9 +125,9 @@ static Property gen_rp_props[] = { > DEFINE_PROP_SIZE("pref64-reserve", GenPCIERootPort, > res_reserve.mem_pref_64, -1), > DEFINE_PROP_PCIE_LINK_SPEED("x-speed", PCIESlot, > - speed, PCIE_LINK_SPEED_2_5), > + speed, PCIE_LINK_SPEED_16), > DEFINE_PROP_PCIE_LINK_WIDTH("x-width", PCIESlot, > - width, PCIE_LINK_WIDTH_1), > + width, PCIE_LINK_WIDTH_32), > DEFINE_PROP_END_OF_LIST() > }; > > diff --git a/include/hw/compat.h b/include/hw/compat.h > index 70958328fe7a..702cc62277db 100644 > --- a/include/hw/compat.h > +++ b/include/hw/compat.h > @@ -2,7 +2,15 @@ > #define HW_COMPAT_H > > #define HW_COMPAT_3_1 \ > - /* empty */ > + {\ > + .driver = "pcie-root-port",\ > + .property = "speed",\ > + .value = "2_5",\ > + },{\ > + .driver = "pcie-root-port",\ > + .property = "width",\ > + .value = "1",\ > + }, Whoops, these should be x-speed and x-width too. Will correct. Thanks, Alex > #define HW_COMPAT_3_0 \ > /* empty */ >