qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: "Michael S. Tsirkin" <mst@redhat.com>
To: qemu-devel@nongnu.org
Cc: "Peter Maydell" <peter.maydell@linaro.org>,
	"Alex Williamson" <alex.williamson@redhat.com>,
	"Marcel Apfelbaum" <marcel.apfelbaum@gmail.com>,
	"Geoffrey McRae" <geoff@hostfission.com>,
	"Philippe Mathieu-Daudé" <philmd@redhat.com>,
	"Eric Auger" <eric.auger@redhat.com>
Subject: [Qemu-devel] [PULL v3 10/44] pcie: Create enums for link speed and width
Date: Thu, 20 Dec 2018 13:38:15 -0500	[thread overview]
Message-ID: <20181220183059.20726-11-mst@redhat.com> (raw)
In-Reply-To: <20181220183059.20726-1-mst@redhat.com>

From: Alex Williamson <alex.williamson@redhat.com>

In preparation for reporting higher virtual link speeds and widths,
create enums and macros to help us manage them.

Cc: Marcel Apfelbaum <marcel.apfelbaum@gmail.com>
Tested-by: Geoffrey McRae <geoff@hostfission.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Eric Auger <eric.auger@redhat.com>
Signed-off-by: Alex Williamson <alex.williamson@redhat.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
---
 include/hw/pci/pcie_regs.h | 23 +++++++++++++++++++++--
 hw/pci/pcie.c              |  7 ++++---
 hw/vfio/pci.c              |  3 ++-
 3 files changed, 27 insertions(+), 6 deletions(-)

diff --git a/include/hw/pci/pcie_regs.h b/include/hw/pci/pcie_regs.h
index a95522a13b..ad4e7808b8 100644
--- a/include/hw/pci/pcie_regs.h
+++ b/include/hw/pci/pcie_regs.h
@@ -34,10 +34,29 @@
 
 /* PCI_EXP_LINK{CAP, STA} */
 /* link speed */
-#define PCI_EXP_LNK_LS_25               1
+typedef enum PCIExpLinkSpeed {
+    QEMU_PCI_EXP_LNK_2_5GT = 1,
+    QEMU_PCI_EXP_LNK_5GT,
+    QEMU_PCI_EXP_LNK_8GT,
+    QEMU_PCI_EXP_LNK_16GT,
+} PCIExpLinkSpeed;
+
+#define QEMU_PCI_EXP_LNKCAP_MLS(speed)  (speed)
+#define QEMU_PCI_EXP_LNKSTA_CLS         QEMU_PCI_EXP_LNKCAP_MLS
+
+typedef enum PCIExpLinkWidth {
+    QEMU_PCI_EXP_LNK_X1 = 1,
+    QEMU_PCI_EXP_LNK_X2 = 2,
+    QEMU_PCI_EXP_LNK_X4 = 4,
+    QEMU_PCI_EXP_LNK_X8 = 8,
+    QEMU_PCI_EXP_LNK_X12 = 12,
+    QEMU_PCI_EXP_LNK_X16 = 16,
+    QEMU_PCI_EXP_LNK_X32 = 32,
+} PCIExpLinkWidth;
 
 #define PCI_EXP_LNK_MLW_SHIFT           ctz32(PCI_EXP_LNKCAP_MLW)
-#define PCI_EXP_LNK_MLW_1               (1 << PCI_EXP_LNK_MLW_SHIFT)
+#define QEMU_PCI_EXP_LNKCAP_MLW(width)  (width << PCI_EXP_LNK_MLW_SHIFT)
+#define QEMU_PCI_EXP_LNKSTA_NLW         QEMU_PCI_EXP_LNKCAP_MLW
 
 /* PCI_EXP_LINKCAP */
 #define PCI_EXP_LNKCAP_ASPMS_SHIFT      ctz32(PCI_EXP_LNKCAP_ASPMS)
diff --git a/hw/pci/pcie.c b/hw/pci/pcie.c
index 66b73b87c8..aef84c665b 100644
--- a/hw/pci/pcie.c
+++ b/hw/pci/pcie.c
@@ -68,11 +68,12 @@ pcie_cap_v1_fill(PCIDevice *dev, uint8_t port, uint8_t type, uint8_t version)
     pci_set_long(exp_cap + PCI_EXP_LNKCAP,
                  (port << PCI_EXP_LNKCAP_PN_SHIFT) |
                  PCI_EXP_LNKCAP_ASPMS_0S |
-                 PCI_EXP_LNK_MLW_1 |
-                 PCI_EXP_LNK_LS_25);
+                 QEMU_PCI_EXP_LNKCAP_MLW(QEMU_PCI_EXP_LNK_X1) |
+                 QEMU_PCI_EXP_LNKCAP_MLS(QEMU_PCI_EXP_LNK_2_5GT));
 
     pci_set_word(exp_cap + PCI_EXP_LNKSTA,
-                 PCI_EXP_LNK_MLW_1 | PCI_EXP_LNK_LS_25);
+                 QEMU_PCI_EXP_LNKSTA_NLW(QEMU_PCI_EXP_LNK_X1) |
+                 QEMU_PCI_EXP_LNKSTA_CLS(QEMU_PCI_EXP_LNK_2_5GT));
 
     if (dev->cap_present & QEMU_PCIE_LNKSTA_DLLLA) {
         pci_word_test_and_set_mask(exp_cap + PCI_EXP_LNKSTA,
diff --git a/hw/vfio/pci.c b/hw/vfio/pci.c
index 5c7bd96984..74f9a46b4b 100644
--- a/hw/vfio/pci.c
+++ b/hw/vfio/pci.c
@@ -1897,7 +1897,8 @@ static int vfio_setup_pcie_cap(VFIOPCIDevice *vdev, int pos, uint8_t size,
                                    PCI_EXP_TYPE_ENDPOINT << 4,
                                    PCI_EXP_FLAGS_TYPE);
             vfio_add_emulated_long(vdev, pos + PCI_EXP_LNKCAP,
-                                   PCI_EXP_LNK_MLW_1 | PCI_EXP_LNK_LS_25, ~0);
+                           QEMU_PCI_EXP_LNKCAP_MLW(QEMU_PCI_EXP_LNK_X1) |
+                           QEMU_PCI_EXP_LNKCAP_MLS(QEMU_PCI_EXP_LNK_2_5GT), ~0);
             vfio_add_emulated_word(vdev, pos + PCI_EXP_LNKCTL, 0, ~0);
         }
 
-- 
MST

  parent reply	other threads:[~2018-12-20 18:38 UTC|newest]

Thread overview: 47+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-12-20 18:37 [Qemu-devel] [PULL v3 00/44] pci, pc, virtio: fixes, features Michael S. Tsirkin
2018-12-20 18:37 ` [Qemu-devel] [PULL v3 01/44] pcie: set link state inactive/active after hot unplug/plug Michael S. Tsirkin
2018-12-20 18:37 ` [Qemu-devel] [PULL v3 02/44] pc:piix4: Update smbus I/O space after a migration Michael S. Tsirkin
2018-12-20 18:37 ` [Qemu-devel] [PULL v3 03/44] virtio: Helper for registering virtio device types Michael S. Tsirkin
2018-12-20 18:37 ` [Qemu-devel] [PULL v3 04/44] virtio: Provide version-specific variants of virtio PCI devices Michael S. Tsirkin
2018-12-20 18:37 ` [Qemu-devel] [PULL v3 05/44] tests: Remove unused include Michael S. Tsirkin
2018-12-20 18:37 ` [Qemu-devel] [PULL v3 06/44] hw/smbios: Restrict access to "hw/smbios/ipmi.h" Michael S. Tsirkin
2018-12-20 18:38 ` [Qemu-devel] [PULL v3 07/44] hw/smbios: Remove "smbios_ipmi.h" Michael S. Tsirkin
2018-12-20 18:38 ` [Qemu-devel] [PULL v3 08/44] hw/smbios: Move to the hw/firmware/ subdirectory Michael S. Tsirkin
2018-12-20 18:38 ` [Qemu-devel] [PULL v3 09/44] hw/pci-bridge: Fix invalid free() Michael S. Tsirkin
2018-12-20 18:38 ` Michael S. Tsirkin [this message]
2018-12-20 18:38 ` [Qemu-devel] [PULL v3 11/44] pci: Sync PCIe downstream port LNKSTA on read Michael S. Tsirkin
2018-12-20 18:38 ` [Qemu-devel] [PULL v3 12/44] qapi: Define PCIe link speed and width properties Michael S. Tsirkin
2018-12-20 18:38 ` [Qemu-devel] [PULL v3 13/44] pcie: Add link speed and width fields to PCIESlot Michael S. Tsirkin
2018-12-20 18:38 ` [Qemu-devel] [PULL v3 14/44] pcie: Fill PCIESlot link fields to support higher speeds and widths Michael S. Tsirkin
2018-12-20 18:38 ` [Qemu-devel] [PULL v3 15/44] pcie: Allow generic PCIe root port to specify link speed and width Michael S. Tsirkin
2018-12-20 18:38 ` [Qemu-devel] [PULL v3 16/44] vfio/pci: Remove PCIe Link Status emulation Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 17/44] pcie: Fast PCIe root ports for new machines Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 18/44] intel_iommu: dump correct iova when failed Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 19/44] intel_iommu: convert invalid traces into error reports Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 20/44] intel_iommu: dma read/write draining support Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 21/44] intel_iommu: remove "x-" prefix for "aw-bits" Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 22/44] hw: acpi: The RSDP build API can return void Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 23/44] hw: arm: acpi: Fix incorrect checksums in RSDP Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 24/44] hw: i386: Use correct RSDT length for checksum Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 25/44] hw: arm: Carry RSDP specific data through AcpiRsdpData Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 26/44] hw: arm: Convert the RSDP build to the buid_append_foo() API Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 27/44] hw: arm: Support both legacy and current RSDP build Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 28/44] hw: acpi: Export and share the ARM " Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 29/44] hw: acpi: Remove AcpiRsdpDescriptor and fix tests Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 30/44] hw/i386: Remove deprecated machines pc-0.10 and pc-0.11 Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 31/44] pci/pcie: rename hotplug handler callbacks Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 32/44] pci/shpc: " Michael S. Tsirkin
2018-12-20 18:39 ` [Qemu-devel] [PULL v3 33/44] s390x/pci: " Michael S. Tsirkin
2018-12-20 18:40 ` [Qemu-devel] [PULL v3 34/44] pci/pcihp: perform check for bus capability in pre_plug handler Michael S. Tsirkin
2018-12-20 18:40 ` [Qemu-devel] [PULL v3 35/44] pci/pcihp: overwrite hotplug handler recursively from the start Michael S. Tsirkin
2018-12-20 18:40 ` [Qemu-devel] [PULL v3 36/44] pci/pcihp: perform unplug via the hotplug handler Michael S. Tsirkin
2018-12-20 18:40 ` [Qemu-devel] [PULL v3 37/44] pci/pcie: " Michael S. Tsirkin
2018-12-20 18:40 ` [Qemu-devel] [PULL v3 38/44] pci: Reuse pci-bridge hotplug handler handlers for pcie-pci-bridge Michael S. Tsirkin
2018-12-20 18:40 ` [Qemu-devel] [PULL v3 39/44] pci/shpc: perform unplug via the hotplug handler Michael S. Tsirkin
2018-12-20 18:40 ` [Qemu-devel] [PULL v3 40/44] spapr_pci: " Michael S. Tsirkin
2018-12-20 18:40 ` [Qemu-devel] [PULL v3 41/44] pci: Adjust PCI config limit based on bus topology Michael S. Tsirkin
2018-12-20 18:40 ` [Qemu-devel] [PULL v3 42/44] q35: set split kernel irqchip as default Michael S. Tsirkin
2018-12-20 18:40 ` [Qemu-devel] [PULL v3 43/44] x86-iommu: switch intr_supported to OnOffAuto type Michael S. Tsirkin
2018-12-20 18:40 ` [Qemu-devel] [PULL v3 44/44] x86-iommu: turn on IR by default if proper Michael S. Tsirkin
2018-12-21 15:49 ` [Qemu-devel] [PULL v3 00/44] pci, pc, virtio: fixes, features Peter Maydell
2018-12-26  4:41 ` no-reply

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20181220183059.20726-11-mst@redhat.com \
    --to=mst@redhat.com \
    --cc=alex.williamson@redhat.com \
    --cc=eric.auger@redhat.com \
    --cc=geoff@hostfission.com \
    --cc=marcel.apfelbaum@gmail.com \
    --cc=peter.maydell@linaro.org \
    --cc=philmd@redhat.com \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).