From: Palmer Dabbelt <palmer@sifive.com>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-riscv@nongnu.org, qemu-devel@nongnu.org
Subject: [Qemu-devel] [PULL] RISC-V Updates for 3.2, Part 2
Date: Fri, 11 Jan 2019 10:06:26 -0800 [thread overview]
Message-ID: <20190111180630.6433-1-palmer@sifive.com> (raw)
The following changes since commit 147923b1a901a0370f83a0f4c58ec1baffef22f0:
Merge remote-tracking branch 'remotes/kraxel/tags/usb-20190108-pull-request' into staging (2019-01-08 16:07:32 +0000)
are available in the Git repository at:
git://github.com/palmer-dabbelt/qemu.git tags/riscv-for-master-3.2-part2
for you to fetch changes up to f7cdfa38f37e0985457ac03c3238861144a58b4c:
default-configs: Enable USB support for RISC-V machines (2019-01-09 17:34:10 -0800)
----------------------------------------------------------------
RISC-V Updates for 3.2, Part 2
This patch set contains a handful of Michael's CSR-related cleanups,
which should allow us to proceed with more outstanding bug fixes that
depend on them.
Additionally, there is a patch that turns on USB. This works for me
when the kernel has the appropriate drivers (which will soon be in
defconfig) and I pass
-device usb-ehci
-drive id=my_usb_disk,file=usbdisk.img,if=none,format=raw
-device usb-storage,drive=my_usb_disk
to QEMU.
----------------------------------------------------------------
Alistair Francis (1):
default-configs: Enable USB support for RISC-V machines
Michael Clark (3):
RISC-V: Implement modular CSR helper interface
RISC-V: Implement atomic mip/sip CSR updates
RISC-V: Implement existential predicates for CSRs
default-configs/riscv32-softmmu.mak | 1 +
default-configs/riscv64-softmmu.mak | 1 +
target/riscv/Makefile.objs | 2 +-
target/riscv/cpu.c | 6 +
target/riscv/cpu.h | 41 +-
target/riscv/cpu_helper.c | 7 +-
target/riscv/csr.c | 863 ++++++++++++++++++++++++++++++++++++
target/riscv/gdbstub.c | 10 +-
target/riscv/op_helper.c | 613 +------------------------
9 files changed, 935 insertions(+), 609 deletions(-)
create mode 100644 target/riscv/csr.c
next reply other threads:[~2019-01-11 18:06 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-01-11 18:06 Palmer Dabbelt [this message]
2019-01-11 18:06 ` [Qemu-devel] [PULL 1/4] RISC-V: Implement modular CSR helper interface Palmer Dabbelt
2019-01-11 18:06 ` [Qemu-devel] [PULL 2/4] RISC-V: Implement atomic mip/sip CSR updates Palmer Dabbelt
2019-01-11 18:06 ` [Qemu-devel] [PULL 3/4] RISC-V: Implement existential predicates for CSRs Palmer Dabbelt
2019-01-11 18:06 ` [Qemu-devel] [PULL 4/4] default-configs: Enable USB support for RISC-V machines Palmer Dabbelt
2019-01-14 12:40 ` [Qemu-devel] [PULL] RISC-V Updates for 3.2, Part 2 Peter Maydell
2019-01-24 2:52 ` Palmer Dabbelt
2019-01-24 10:06 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190111180630.6433-1-palmer@sifive.com \
--to=palmer@sifive.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).