From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [Qemu-devel] [PULL v2 00/23] target-arm queue
Date: Tue, 29 Jan 2019 12:00:02 +0000 [thread overview]
Message-ID: <20190129120002.3866-1-peter.maydell@linaro.org> (raw)
v2: dropped patches that add the microbit nRF51 non-volatile memories
and the test case for them.
thanks
-- PMM
The following changes since commit 3a183e330dbd7dbcac3841737ac874979552cca2:
Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20190128' into staging (2019-01-28 16:26:47 +0000)
are available in the Git repository at:
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20190129
for you to fetch changes up to 46f5abc0a2566ac3dc954eeb62fd625f0eaca120:
gdbstub: Simplify gdb_get_cpu_pid() to use cpu->cluster_index (2019-01-29 11:46:06 +0000)
----------------------------------------------------------------
target-arm queue:
* Fix validation of 32-bit address spaces for aa32 (fixes an assert introduced in ba97be9f4a4)
* v8m: Ensure IDAU is respected if SAU is disabled
* gdbstub: fix gdb_get_cpu(s, pid, tid) when pid and/or tid are 0
* exec.c: Use correct attrs in cpu_memory_rw_debug()
* accel/tcg/user-exec: Don't parse aarch64 insns to test for read vs write
* target/arm: Don't clear supported PMU events when initializing PMCEID1
* memory: add memory_region_flush_rom_device()
* microbit: Add stub NRF51 TWI magnetometer/accelerometer detection
* tests/microbit-test: extend testing of microbit devices
* checkpatch: Don't emit spurious warnings about block comments
* aspeed/smc: misc bug fixes
* xlnx-zynqmp: Don't create rpu-cluster if there are no RPUs
* xlnx-zynqmp: Realize cluster after putting RPUs in it
* accel/tcg: Add cluster number to TCG TB hash so differently configured
CPUs don't pick up cached TBs for the wrong kind of CPU
----------------------------------------------------------------
Aaron Lindsay OS (1):
target/arm: Don't clear supported PMU events when initializing PMCEID1
Cédric Le Goater (4):
aspeed/smc: fix default read value
aspeed/smc: define registers for all possible CS
aspeed/smc: Add dummy data register
aspeed/smc: snoop SPI transfers to fake dummy cycles
Julia Suvorova (3):
tests/libqtest: Introduce qtest_init_with_serial()
tests/microbit-test: Make test independent of global_qtest
tests/microbit-test: Check nRF51 UART functionality
Luc Michel (1):
gdbstub: fix gdb_get_cpu(s, pid, tid) when pid and/or tid are 0
Peter Maydell (8):
exec.c: Use correct attrs in cpu_memory_rw_debug()
accel/tcg/user-exec: Don't parse aarch64 insns to test for read vs write
checkpatch: Don't emit spurious warnings about block comments
xlnx-zynqmp: Don't create rpu-cluster if there are no RPUs
hw/arm/xlnx-zynqmp: Realize cluster after putting RPUs in it
qom/cpu: Add cluster_index to CPUState
accel/tcg: Add cluster number to TCG TB hash
gdbstub: Simplify gdb_get_cpu_pid() to use cpu->cluster_index
Richard Henderson (1):
target/arm: Fix validation of 32-bit address spaces for aa32
Stefan Hajnoczi (3):
tests/microbit-test: add TWI stub device test
MAINTAINERS: update microbit ARM board files
memory: add memory_region_flush_rom_device()
Steffen Görtz (1):
arm: Stub out NRF51 TWI magnetometer/accelerometer detection
Thomas Roth (1):
target/arm: v8m: Ensure IDAU is respected if SAU is disabled
hw/i2c/Makefile.objs | 1 +
include/exec/exec-all.h | 4 +-
include/exec/memory.h | 18 +++
include/hw/arm/nrf51.h | 2 +
include/hw/arm/nrf51_soc.h | 1 +
include/hw/cpu/cluster.h | 24 +++
include/hw/i2c/microbit_i2c.h | 42 +++++
include/hw/ssi/aspeed_smc.h | 3 +
include/qom/cpu.h | 7 +
target/arm/cpu.h | 11 +-
tests/libqtest.h | 11 ++
accel/tcg/cpu-exec.c | 3 +
accel/tcg/translate-all.c | 3 +
accel/tcg/user-exec.c | 66 ++++++--
exec.c | 19 ++-
gdbstub.c | 120 ++++++---------
hw/arm/microbit.c | 16 ++
hw/arm/xlnx-zynqmp.c | 9 +-
hw/cpu/cluster.c | 46 ++++++
hw/i2c/microbit_i2c.c | 127 +++++++++++++++
hw/ssi/aspeed_smc.c | 128 ++++++++++++++-
qom/cpu.c | 1 +
target/arm/cpu.c | 3 +-
target/arm/helper.c | 67 ++++----
tests/libqtest.c | 25 +++
tests/microbit-test.c | 350 +++++++++++++++++++++++++++++-------------
MAINTAINERS | 8 +-
scripts/checkpatch.pl | 2 +-
28 files changed, 874 insertions(+), 243 deletions(-)
create mode 100644 include/hw/i2c/microbit_i2c.h
create mode 100644 hw/i2c/microbit_i2c.c
next reply other threads:[~2019-01-29 12:00 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-01-29 12:00 Peter Maydell [this message]
2019-01-29 14:07 ` [Qemu-devel] [PULL v2 00/23] target-arm queue Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190129120002.3866-1-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).