From: Yoshinori Sato <ysato@users.sourceforge.jp>
To: qemu-devel@nongnu.org
Cc: Yoshinori Sato <ysato@users.sourceforge.jp>,
peter.maydell@linaro.org, richard.henderson@linaro.org
Subject: [Qemu-devel] [PATCH RFC v8 00/12] Add RX archtecture support
Date: Thu, 2 May 2019 23:33:57 +0900 [thread overview]
Message-ID: <20190502143409.59600-1-ysato@users.sourceforge.jp> (raw)
Hello.
This patch series is added Renesas RX target emulation.
It was corrected because the correspondence to registerfield was insufficient.
My git repository is bellow.
git://git.pf.osdn.net/gitroot/y/ys/ysato/qemu.git
Testing binaries bellow.
u-boot
Download - https://osdn.net/users/ysato/pf/qemu/dl/u-boot.bin.gz
starting
$ gzip -d u-boot.bin.gz
$ qemu-system-rx -bios u-boot.bin
linux and pico-root (only sash)
Download - https://osdn.net/users/ysato/pf/qemu/dl/zImage (kernel)
https://osdn.net/users/ysato/pf/qemu/dl/rx-qemu.dtb (DeviceTree)
starting
$ qemu-system-rx -kernel zImage -dtb rx-qemu.dtb -append "earlycon"
Changes for v7.
Fix bra.l and bsr.l instructions.
Following the fix of the master branch.
Yoshinori Sato (12):
target/rx: TCG translation
target/rx: TCG helper
target/rx: CPU definition
target/rx: RX disassembler
target/rx: Miscellaneous files
hw/intc: RX62N interrupt controller (ICUa)
hw/timer: RX62N internal timer modules
hw/char: RX62N serical communication interface (SCI)
hw/rx: RX Target hardware definition
Add rx-softmmu
MAINTAINERS: Add RX
hw/registerfields.h: Add 8bit and 16bit register macros.
configure | 8 +
default-configs/rx-softmmu.mak | 7 +
include/disas/dis-asm.h | 5 +
include/hw/char/renesas_sci.h | 45 +
include/hw/intc/rx_icu.h | 49 +
include/hw/registerfields.h | 28 +-
include/hw/rx/rx.h | 7 +
include/hw/rx/rx62n.h | 54 +
include/hw/timer/renesas_cmt.h | 33 +
include/hw/timer/renesas_tmr.h | 46 +
include/sysemu/arch_init.h | 1 +
target/rx/cpu-qom.h | 52 +
target/rx/cpu.h | 196 ++++
target/rx/helper.h | 31 +
arch_init.c | 2 +
hw/char/renesas_sci.c | 341 ++++++
hw/intc/rx_icu.c | 373 ++++++
hw/rx/rx62n.c | 226 ++++
hw/rx/rxqemu.c | 100 ++
hw/timer/renesas_cmt.c | 277 +++++
hw/timer/renesas_tmr.c | 458 ++++++++
target/rx/cpu.c | 222 ++++
target/rx/disas.c | 1481 ++++++++++++++++++++++++
target/rx/gdbstub.c | 112 ++
target/rx/helper.c | 148 +++
target/rx/monitor.c | 38 +
target/rx/op_helper.c | 481 ++++++++
target/rx/translate.c | 2433 ++++++++++++++++++++++++++++++++++++++++
MAINTAINERS | 19 +
hw/Kconfig | 1 +
hw/char/Kconfig | 3 +
hw/char/Makefile.objs | 2 +-
hw/intc/Makefile.objs | 1 +
hw/rx/Kconfig | 2 +
hw/rx/Makefile.objs | 1 +
hw/timer/Kconfig | 6 +
hw/timer/Makefile.objs | 3 +
target/rx/Makefile.objs | 11 +
target/rx/insns.decode | 617 ++++++++++
39 files changed, 7918 insertions(+), 2 deletions(-)
create mode 100644 default-configs/rx-softmmu.mak
create mode 100644 include/hw/char/renesas_sci.h
create mode 100644 include/hw/intc/rx_icu.h
create mode 100644 include/hw/rx/rx.h
create mode 100644 include/hw/rx/rx62n.h
create mode 100644 include/hw/timer/renesas_cmt.h
create mode 100644 include/hw/timer/renesas_tmr.h
create mode 100644 target/rx/cpu-qom.h
create mode 100644 target/rx/cpu.h
create mode 100644 target/rx/helper.h
create mode 100644 hw/char/renesas_sci.c
create mode 100644 hw/intc/rx_icu.c
create mode 100644 hw/rx/rx62n.c
create mode 100644 hw/rx/rxqemu.c
create mode 100644 hw/timer/renesas_cmt.c
create mode 100644 hw/timer/renesas_tmr.c
create mode 100644 target/rx/cpu.c
create mode 100644 target/rx/disas.c
create mode 100644 target/rx/gdbstub.c
create mode 100644 target/rx/helper.c
create mode 100644 target/rx/monitor.c
create mode 100644 target/rx/op_helper.c
create mode 100644 target/rx/translate.c
create mode 100644 hw/rx/Kconfig
create mode 100644 hw/rx/Makefile.objs
create mode 100644 target/rx/Makefile.objs
create mode 100644 target/rx/insns.decode
--
2.11.0
WARNING: multiple messages have this Message-ID (diff)
From: Yoshinori Sato <ysato@users.sourceforge.jp>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org, richard.henderson@linaro.org,
Yoshinori Sato <ysato@users.sourceforge.jp>
Subject: [Qemu-devel] [PATCH RFC v8 00/12] Add RX archtecture support
Date: Thu, 2 May 2019 23:33:57 +0900 [thread overview]
Message-ID: <20190502143409.59600-1-ysato@users.sourceforge.jp> (raw)
Message-ID: <20190502143357.WCohi0oW4FpZHEO5iOdtWGmjrK6BPtxovRzUYSQmPvg@z> (raw)
Hello.
This patch series is added Renesas RX target emulation.
It was corrected because the correspondence to registerfield was insufficient.
My git repository is bellow.
git://git.pf.osdn.net/gitroot/y/ys/ysato/qemu.git
Testing binaries bellow.
u-boot
Download - https://osdn.net/users/ysato/pf/qemu/dl/u-boot.bin.gz
starting
$ gzip -d u-boot.bin.gz
$ qemu-system-rx -bios u-boot.bin
linux and pico-root (only sash)
Download - https://osdn.net/users/ysato/pf/qemu/dl/zImage (kernel)
https://osdn.net/users/ysato/pf/qemu/dl/rx-qemu.dtb (DeviceTree)
starting
$ qemu-system-rx -kernel zImage -dtb rx-qemu.dtb -append "earlycon"
Changes for v7.
Fix bra.l and bsr.l instructions.
Following the fix of the master branch.
Yoshinori Sato (12):
target/rx: TCG translation
target/rx: TCG helper
target/rx: CPU definition
target/rx: RX disassembler
target/rx: Miscellaneous files
hw/intc: RX62N interrupt controller (ICUa)
hw/timer: RX62N internal timer modules
hw/char: RX62N serical communication interface (SCI)
hw/rx: RX Target hardware definition
Add rx-softmmu
MAINTAINERS: Add RX
hw/registerfields.h: Add 8bit and 16bit register macros.
configure | 8 +
default-configs/rx-softmmu.mak | 7 +
include/disas/dis-asm.h | 5 +
include/hw/char/renesas_sci.h | 45 +
include/hw/intc/rx_icu.h | 49 +
include/hw/registerfields.h | 28 +-
include/hw/rx/rx.h | 7 +
include/hw/rx/rx62n.h | 54 +
include/hw/timer/renesas_cmt.h | 33 +
include/hw/timer/renesas_tmr.h | 46 +
include/sysemu/arch_init.h | 1 +
target/rx/cpu-qom.h | 52 +
target/rx/cpu.h | 196 ++++
target/rx/helper.h | 31 +
arch_init.c | 2 +
hw/char/renesas_sci.c | 341 ++++++
hw/intc/rx_icu.c | 373 ++++++
hw/rx/rx62n.c | 226 ++++
hw/rx/rxqemu.c | 100 ++
hw/timer/renesas_cmt.c | 277 +++++
hw/timer/renesas_tmr.c | 458 ++++++++
target/rx/cpu.c | 222 ++++
target/rx/disas.c | 1481 ++++++++++++++++++++++++
target/rx/gdbstub.c | 112 ++
target/rx/helper.c | 148 +++
target/rx/monitor.c | 38 +
target/rx/op_helper.c | 481 ++++++++
target/rx/translate.c | 2433 ++++++++++++++++++++++++++++++++++++++++
MAINTAINERS | 19 +
hw/Kconfig | 1 +
hw/char/Kconfig | 3 +
hw/char/Makefile.objs | 2 +-
hw/intc/Makefile.objs | 1 +
hw/rx/Kconfig | 2 +
hw/rx/Makefile.objs | 1 +
hw/timer/Kconfig | 6 +
hw/timer/Makefile.objs | 3 +
target/rx/Makefile.objs | 11 +
target/rx/insns.decode | 617 ++++++++++
39 files changed, 7918 insertions(+), 2 deletions(-)
create mode 100644 default-configs/rx-softmmu.mak
create mode 100644 include/hw/char/renesas_sci.h
create mode 100644 include/hw/intc/rx_icu.h
create mode 100644 include/hw/rx/rx.h
create mode 100644 include/hw/rx/rx62n.h
create mode 100644 include/hw/timer/renesas_cmt.h
create mode 100644 include/hw/timer/renesas_tmr.h
create mode 100644 target/rx/cpu-qom.h
create mode 100644 target/rx/cpu.h
create mode 100644 target/rx/helper.h
create mode 100644 hw/char/renesas_sci.c
create mode 100644 hw/intc/rx_icu.c
create mode 100644 hw/rx/rx62n.c
create mode 100644 hw/rx/rxqemu.c
create mode 100644 hw/timer/renesas_cmt.c
create mode 100644 hw/timer/renesas_tmr.c
create mode 100644 target/rx/cpu.c
create mode 100644 target/rx/disas.c
create mode 100644 target/rx/gdbstub.c
create mode 100644 target/rx/helper.c
create mode 100644 target/rx/monitor.c
create mode 100644 target/rx/op_helper.c
create mode 100644 target/rx/translate.c
create mode 100644 hw/rx/Kconfig
create mode 100644 hw/rx/Makefile.objs
create mode 100644 target/rx/Makefile.objs
create mode 100644 target/rx/insns.decode
--
2.11.0
next reply other threads:[~2019-05-02 14:34 UTC|newest]
Thread overview: 68+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-05-02 14:33 Yoshinori Sato [this message]
2019-05-02 14:33 ` [Qemu-devel] [PATCH RFC v8 00/12] Add RX archtecture support Yoshinori Sato
2019-05-02 14:33 ` [Qemu-devel] [PATCH RFC v8 01/12] target/rx: TCG translation Yoshinori Sato
2019-05-02 14:33 ` Yoshinori Sato
2019-05-03 18:43 ` Richard Henderson
2019-05-03 18:43 ` Richard Henderson
2019-05-05 16:07 ` Yoshinori Sato
2019-05-05 16:07 ` Yoshinori Sato
2019-05-02 14:33 ` [Qemu-devel] [PATCH RFC v8 02/12] target/rx: TCG helper Yoshinori Sato
2019-05-02 14:33 ` Yoshinori Sato
2019-05-02 14:34 ` [Qemu-devel] [PATCH RFC v8 03/12] target/rx: CPU definition Yoshinori Sato
2019-05-02 14:34 ` Yoshinori Sato
2019-05-03 15:45 ` Alex Bennée
2019-05-03 15:45 ` Alex Bennée
2019-05-02 14:34 ` [Qemu-devel] [PATCH RFC v8 04/12] target/rx: RX disassembler Yoshinori Sato
2019-05-02 14:34 ` Yoshinori Sato
2019-05-03 15:54 ` Alex Bennée
2019-05-03 15:54 ` Alex Bennée
2019-05-03 18:37 ` Richard Henderson
2019-05-03 18:37 ` Richard Henderson
2019-05-02 14:34 ` [Qemu-devel] [PATCH RFC v8 05/12] target/rx: Miscellaneous files Yoshinori Sato
2019-05-02 14:34 ` Yoshinori Sato
2019-05-03 16:06 ` Alex Bennée
2019-05-03 16:06 ` Alex Bennée
2019-05-05 16:06 ` Yoshinori Sato
2019-05-05 16:06 ` Yoshinori Sato
2019-05-02 14:34 ` [Qemu-devel] [PATCH RFC v8 06/12] hw/intc: RX62N interrupt controller (ICUa) Yoshinori Sato
2019-05-02 14:34 ` Yoshinori Sato
2019-05-03 15:01 ` Alex Bennée
2019-05-03 15:01 ` Alex Bennée
2019-05-03 15:50 ` Alex Bennée
2019-05-03 15:50 ` Alex Bennée
2019-05-02 14:34 ` [Qemu-devel] [PATCH RFC v8 07/12] hw/timer: RX62N internal timer modules Yoshinori Sato
2019-05-02 14:34 ` Yoshinori Sato
2019-05-03 15:20 ` Alex Bennée
2019-05-03 15:20 ` Alex Bennée
2019-05-05 16:06 ` Yoshinori Sato
2019-05-05 16:06 ` Yoshinori Sato
2019-05-02 14:34 ` [Qemu-devel] [PATCH RFC v8 08/12] hw/char: RX62N serical communication interface (SCI) Yoshinori Sato
2019-05-02 14:34 ` Yoshinori Sato
2019-05-03 15:22 ` Alex Bennée
2019-05-03 15:22 ` Alex Bennée
2019-05-05 16:07 ` Yoshinori Sato
2019-05-05 16:07 ` Yoshinori Sato
2019-05-02 14:34 ` [Qemu-devel] [PATCH RFC v8 09/12] hw/rx: RX Target hardware definition Yoshinori Sato
2019-05-02 14:34 ` Yoshinori Sato
2019-05-03 15:38 ` Alex Bennée
2019-05-03 15:38 ` Alex Bennée
2019-05-05 16:07 ` Yoshinori Sato
2019-05-05 16:07 ` Yoshinori Sato
2019-05-02 14:34 ` [Qemu-devel] [PATCH RFC v8 10/12] Add rx-softmmu Yoshinori Sato
2019-05-02 14:34 ` Yoshinori Sato
2019-05-02 14:34 ` [Qemu-devel] [PATCH RFC v8 11/12] MAINTAINERS: Add RX Yoshinori Sato
2019-05-02 14:34 ` Yoshinori Sato
2019-05-02 14:34 ` [Qemu-devel] [PATCH RFC v8 12/12] hw/registerfields.h: Add 8bit and 16bit register macros Yoshinori Sato
2019-05-02 14:34 ` Yoshinori Sato
2019-05-03 15:27 ` Alex Bennée
2019-05-03 15:27 ` Alex Bennée
2019-05-03 18:39 ` Richard Henderson
2019-05-03 18:39 ` Richard Henderson
2019-05-05 21:18 ` Alex Bennée
2019-05-05 21:18 ` Alex Bennée
2019-05-05 16:07 ` Yoshinori Sato
2019-05-05 16:07 ` Yoshinori Sato
2019-05-03 16:11 ` [Qemu-devel] [PATCH RFC v8 00/12] Add RX archtecture support Alex Bennée
2019-05-03 16:11 ` Alex Bennée
2019-05-05 16:07 ` Yoshinori Sato
2019-05-05 16:07 ` Yoshinori Sato
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190502143409.59600-1-ysato@users.sourceforge.jp \
--to=ysato@users.sourceforge.jp \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).