From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: philmd@redhat.com, ysato@users.sourceforge.jp
Subject: [Qemu-devel] [PATCH v14 00/13] RX architecture support
Date: Thu, 16 May 2019 21:51:23 -0700 [thread overview]
Message-ID: <20190517045136.3509-1-richard.henderson@linaro.org> (raw)
This is Sato-san's v13, plus the typos that Phil noticed therein,
plus the change to tlb_fill required by
commit d8276573da58e8ce78dab8c46dd660efd664bcb7
Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20190510'
Add CPUClass::tlb_fill.
Improve tlb_vaddr_to_host for use by ARM SVE no-fault loads.
r~
Richard Henderson (1):
target/rx: Convert to CPUClass::tlb_fill
Yoshinori Sato (12):
target/rx: TCG translation
target/rx: TCG helper
target/rx: CPU definition
target/rx: RX disassembler
hw/intc: RX62N interrupt controller (ICUa)
hw/timer: RX62N internal timer modules
hw/char: RX62N serial communication interface (SCI)
hw/rx: RX Target hardware definition
qemu/bitops.h: Add extract8 and extract16
hw/registerfields.h: Add 8bit and 16bit register macros
Add rx-softmmu
MAINTAINERS: Add RX
include/disas/dis-asm.h | 5 +
include/hw/char/renesas_sci.h | 45 +
include/hw/intc/rx_icu.h | 56 +
include/hw/registerfields.h | 32 +-
include/hw/rx/rx.h | 7 +
include/hw/rx/rx62n.h | 94 ++
include/hw/timer/renesas_cmt.h | 38 +
include/hw/timer/renesas_tmr.h | 53 +
include/qemu/bitops.h | 38 +
include/sysemu/arch_init.h | 1 +
target/rx/cpu.h | 227 +++
target/rx/helper.h | 31 +
arch_init.c | 2 +
hw/char/renesas_sci.c | 340 +++++
hw/intc/rx_icu.c | 376 +++++
hw/rx/rx-virt.c | 105 ++
hw/rx/rx62n.c | 238 ++++
hw/timer/renesas_cmt.c | 275 ++++
hw/timer/renesas_tmr.c | 455 ++++++
target/rx/cpu.c | 236 ++++
target/rx/disas.c | 1480 +++++++++++++++++++
target/rx/gdbstub.c | 112 ++
target/rx/helper.c | 148 ++
target/rx/monitor.c | 38 +
target/rx/op_helper.c | 470 ++++++
target/rx/translate.c | 2432 ++++++++++++++++++++++++++++++++
MAINTAINERS | 19 +
configure | 8 +
default-configs/rx-softmmu.mak | 3 +
hw/Kconfig | 1 +
hw/char/Kconfig | 3 +
hw/char/Makefile.objs | 1 +
hw/intc/Kconfig | 3 +
hw/intc/Makefile.objs | 1 +
hw/rx/Kconfig | 14 +
hw/rx/Makefile.objs | 2 +
hw/timer/Kconfig | 6 +
hw/timer/Makefile.objs | 3 +
target/rx/Makefile.objs | 12 +
target/rx/insns.decode | 621 ++++++++
40 files changed, 8030 insertions(+), 1 deletion(-)
create mode 100644 include/hw/char/renesas_sci.h
create mode 100644 include/hw/intc/rx_icu.h
create mode 100644 include/hw/rx/rx.h
create mode 100644 include/hw/rx/rx62n.h
create mode 100644 include/hw/timer/renesas_cmt.h
create mode 100644 include/hw/timer/renesas_tmr.h
create mode 100644 target/rx/cpu.h
create mode 100644 target/rx/helper.h
create mode 100644 hw/char/renesas_sci.c
create mode 100644 hw/intc/rx_icu.c
create mode 100644 hw/rx/rx-virt.c
create mode 100644 hw/rx/rx62n.c
create mode 100644 hw/timer/renesas_cmt.c
create mode 100644 hw/timer/renesas_tmr.c
create mode 100644 target/rx/cpu.c
create mode 100644 target/rx/disas.c
create mode 100644 target/rx/gdbstub.c
create mode 100644 target/rx/helper.c
create mode 100644 target/rx/monitor.c
create mode 100644 target/rx/op_helper.c
create mode 100644 target/rx/translate.c
create mode 100644 default-configs/rx-softmmu.mak
create mode 100644 hw/rx/Kconfig
create mode 100644 hw/rx/Makefile.objs
create mode 100644 target/rx/Makefile.objs
create mode 100644 target/rx/insns.decode
--
2.17.1
next reply other threads:[~2019-05-17 4:53 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-05-17 4:51 Richard Henderson [this message]
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 01/13] target/rx: TCG translation Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 02/13] target/rx: TCG helper Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 03/13] target/rx: CPU definition Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 04/13] target/rx: RX disassembler Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 05/13] hw/intc: RX62N interrupt controller (ICUa) Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 06/13] hw/timer: RX62N internal timer modules Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 07/13] hw/char: RX62N serial communication interface (SCI) Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 08/13] hw/rx: RX Target hardware definition Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 09/13] qemu/bitops.h: Add extract8 and extract16 Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 10/13] hw/registerfields.h: Add 8bit and 16bit register macros Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 11/13] target/rx: Convert to CPUClass::tlb_fill Richard Henderson
2019-05-17 7:26 ` Philippe Mathieu-Daudé
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 12/13] Add rx-softmmu Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 13/13] MAINTAINERS: Add RX Richard Henderson
2019-05-17 8:00 ` [Qemu-devel] [PATCH v14 00/13] RX architecture support Philippe Mathieu-Daudé
2019-05-17 15:27 ` Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190517045136.3509-1-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=philmd@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=ysato@users.sourceforge.jp \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).