From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: philmd@redhat.com, ysato@users.sourceforge.jp
Subject: [Qemu-devel] [PATCH v14 10/13] hw/registerfields.h: Add 8bit and 16bit register macros
Date: Thu, 16 May 2019 21:51:33 -0700 [thread overview]
Message-ID: <20190517045136.3509-11-richard.henderson@linaro.org> (raw)
In-Reply-To: <20190517045136.3509-1-richard.henderson@linaro.org>
From: Yoshinori Sato <ysato@users.sourceforge.jp>
Some RX peripheral using 8bit and 16bit registers.
Added 8bit and 16bit APIs.
Signed-off-by: Yoshinori Sato <ysato@users.sourceforge.jp>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Message-Id: <20190516055244.95559-11-ysato@users.sourceforge.jp>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
include/hw/registerfields.h | 32 +++++++++++++++++++++++++++++++-
1 file changed, 31 insertions(+), 1 deletion(-)
diff --git a/include/hw/registerfields.h b/include/hw/registerfields.h
index 2659a58737..a0bb0654d6 100644
--- a/include/hw/registerfields.h
+++ b/include/hw/registerfields.h
@@ -22,6 +22,14 @@
enum { A_ ## reg = (addr) }; \
enum { R_ ## reg = (addr) / 4 };
+#define REG8(reg, addr) \
+ enum { A_ ## reg = (addr) }; \
+ enum { R_ ## reg = (addr) };
+
+#define REG16(reg, addr) \
+ enum { A_ ## reg = (addr) }; \
+ enum { R_ ## reg = (addr) / 2 };
+
/* Define SHIFT, LENGTH and MASK constants for a field within a register */
/* This macro will define R_FOO_BAR_MASK, R_FOO_BAR_SHIFT and R_FOO_BAR_LENGTH
@@ -34,6 +42,12 @@
MAKE_64BIT_MASK(shift, length)};
/* Extract a field from a register */
+#define FIELD_EX8(storage, reg, field) \
+ extract8((storage), R_ ## reg ## _ ## field ## _SHIFT, \
+ R_ ## reg ## _ ## field ## _LENGTH)
+#define FIELD_EX16(storage, reg, field) \
+ extract16((storage), R_ ## reg ## _ ## field ## _SHIFT, \
+ R_ ## reg ## _ ## field ## _LENGTH)
#define FIELD_EX32(storage, reg, field) \
extract32((storage), R_ ## reg ## _ ## field ## _SHIFT, \
R_ ## reg ## _ ## field ## _LENGTH)
@@ -49,6 +63,22 @@
* Assigning values larger then the target field will result in
* compilation warnings.
*/
+#define FIELD_DP8(storage, reg, field, val) ({ \
+ struct { \
+ unsigned int v:R_ ## reg ## _ ## field ## _LENGTH; \
+ } v = { .v = val }; \
+ uint8_t d; \
+ d = deposit32((storage), R_ ## reg ## _ ## field ## _SHIFT, \
+ R_ ## reg ## _ ## field ## _LENGTH, v.v); \
+ d; })
+#define FIELD_DP16(storage, reg, field, val) ({ \
+ struct { \
+ unsigned int v:R_ ## reg ## _ ## field ## _LENGTH; \
+ } v = { .v = val }; \
+ uint16_t d; \
+ d = deposit32((storage), R_ ## reg ## _ ## field ## _SHIFT, \
+ R_ ## reg ## _ ## field ## _LENGTH, v.v); \
+ d; })
#define FIELD_DP32(storage, reg, field, val) ({ \
struct { \
unsigned int v:R_ ## reg ## _ ## field ## _LENGTH; \
@@ -57,7 +87,7 @@
d = deposit32((storage), R_ ## reg ## _ ## field ## _SHIFT, \
R_ ## reg ## _ ## field ## _LENGTH, v.v); \
d; })
-#define FIELD_DP64(storage, reg, field, val) ({ \
+#define FIELD_DP64(storage, reg, field, val) ({ \
struct { \
unsigned int v:R_ ## reg ## _ ## field ## _LENGTH; \
} v = { .v = val }; \
--
2.17.1
next prev parent reply other threads:[~2019-05-17 4:56 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-05-17 4:51 [Qemu-devel] [PATCH v14 00/13] RX architecture support Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 01/13] target/rx: TCG translation Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 02/13] target/rx: TCG helper Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 03/13] target/rx: CPU definition Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 04/13] target/rx: RX disassembler Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 05/13] hw/intc: RX62N interrupt controller (ICUa) Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 06/13] hw/timer: RX62N internal timer modules Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 07/13] hw/char: RX62N serial communication interface (SCI) Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 08/13] hw/rx: RX Target hardware definition Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 09/13] qemu/bitops.h: Add extract8 and extract16 Richard Henderson
2019-05-17 4:51 ` Richard Henderson [this message]
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 11/13] target/rx: Convert to CPUClass::tlb_fill Richard Henderson
2019-05-17 7:26 ` Philippe Mathieu-Daudé
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 12/13] Add rx-softmmu Richard Henderson
2019-05-17 4:51 ` [Qemu-devel] [PATCH v14 13/13] MAINTAINERS: Add RX Richard Henderson
2019-05-17 8:00 ` [Qemu-devel] [PATCH v14 00/13] RX architecture support Philippe Mathieu-Daudé
2019-05-17 15:27 ` Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190517045136.3509-11-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=philmd@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=ysato@users.sourceforge.jp \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).