From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Subject: [Qemu-devel] [PATCH v4 21/39] target/openrisc: Use env_cpu, env_archcpu
Date: Tue, 4 Jun 2019 15:33:33 -0500 [thread overview]
Message-ID: <20190604203351.27778-22-richard.henderson@linaro.org> (raw)
In-Reply-To: <20190604203351.27778-1-richard.henderson@linaro.org>
Cleanup in the boilerplate that each target must define.
Replace openrisc_env_get_cpu with env_archcpu. The combination
CPU(openrisc_env_get_cpu) should have used ENV_GET_CPU to begin;
use env_cpu now.
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/openrisc/cpu.h | 5 -----
linux-user/openrisc/cpu_loop.c | 2 +-
target/openrisc/exception_helper.c | 5 ++---
target/openrisc/sys_helper.c | 8 ++++----
4 files changed, 7 insertions(+), 13 deletions(-)
diff --git a/target/openrisc/cpu.h b/target/openrisc/cpu.h
index 50f79d540b..9e46ac5266 100644
--- a/target/openrisc/cpu.h
+++ b/target/openrisc/cpu.h
@@ -317,11 +317,6 @@ typedef struct OpenRISCCPU {
} OpenRISCCPU;
-static inline OpenRISCCPU *openrisc_env_get_cpu(CPUOpenRISCState *env)
-{
- return container_of(env, OpenRISCCPU, env);
-}
-
#define ENV_OFFSET offsetof(OpenRISCCPU, env)
void cpu_openrisc_list(void);
diff --git a/linux-user/openrisc/cpu_loop.c b/linux-user/openrisc/cpu_loop.c
index f496e4b48a..4b8165b261 100644
--- a/linux-user/openrisc/cpu_loop.c
+++ b/linux-user/openrisc/cpu_loop.c
@@ -23,7 +23,7 @@
void cpu_loop(CPUOpenRISCState *env)
{
- CPUState *cs = CPU(openrisc_env_get_cpu(env));
+ CPUState *cs = env_cpu(env);
int trapnr;
abi_long ret;
target_siginfo_t info;
diff --git a/target/openrisc/exception_helper.c b/target/openrisc/exception_helper.c
index 0797cc9d38..d02a1cf0aa 100644
--- a/target/openrisc/exception_helper.c
+++ b/target/openrisc/exception_helper.c
@@ -25,15 +25,14 @@
void HELPER(exception)(CPUOpenRISCState *env, uint32_t excp)
{
- OpenRISCCPU *cpu = openrisc_env_get_cpu(env);
+ OpenRISCCPU *cpu = env_archcpu(env);
raise_exception(cpu, excp);
}
static void QEMU_NORETURN do_range(CPUOpenRISCState *env, uintptr_t pc)
{
- OpenRISCCPU *cpu = openrisc_env_get_cpu(env);
- CPUState *cs = CPU(cpu);
+ CPUState *cs = env_cpu(env);
cs->exception_index = EXCP_RANGE;
cpu_loop_exit_restore(cs, pc);
diff --git a/target/openrisc/sys_helper.c b/target/openrisc/sys_helper.c
index 05f66c455b..8f11cb8202 100644
--- a/target/openrisc/sys_helper.c
+++ b/target/openrisc/sys_helper.c
@@ -30,8 +30,8 @@
void HELPER(mtspr)(CPUOpenRISCState *env, target_ulong spr, target_ulong rb)
{
#ifndef CONFIG_USER_ONLY
- OpenRISCCPU *cpu = openrisc_env_get_cpu(env);
- CPUState *cs = CPU(cpu);
+ OpenRISCCPU *cpu = env_archcpu(env);
+ CPUState *cs = env_cpu(env);
target_ulong mr;
int idx;
@@ -194,8 +194,8 @@ target_ulong HELPER(mfspr)(CPUOpenRISCState *env, target_ulong rd,
target_ulong spr)
{
#ifndef CONFIG_USER_ONLY
- OpenRISCCPU *cpu = openrisc_env_get_cpu(env);
- CPUState *cs = CPU(cpu);
+ OpenRISCCPU *cpu = env_archcpu(env);
+ CPUState *cs = env_cpu(env);
int idx;
switch (spr) {
--
2.17.1
next prev parent reply other threads:[~2019-06-04 20:53 UTC|newest]
Thread overview: 45+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-06-04 20:33 [Qemu-devel] [PATCH v4 00/39] tcg: Move the softmmu tlb to CPUNegativeOffsetState Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 01/39] tcg: Fold CPUTLBWindow into CPUTLBDesc Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 02/39] tcg: Split out target/arch/cpu-param.h Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 03/39] tcg: Create struct CPUTLB Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 04/39] cpu: Define CPUArchState with typedef Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 05/39] cpu: Define ArchCPU Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 06/39] cpu: Replace ENV_GET_CPU with env_cpu Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 07/39] cpu: Introduce env_archcpu Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 08/39] target/alpha: Use env_cpu, env_archcpu Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 09/39] target/arm: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 10/39] target/cris: Reindent mmu.c Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 11/39] target/cris: Reindent op_helper.c Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 12/39] target/cris: Use env_cpu, env_archcpu Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 13/39] target/hppa: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 14/39] target/i386: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 15/39] target/lm32: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 16/39] target/m68k: " Richard Henderson
2019-06-05 11:15 ` Laurent Vivier
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 17/39] target/microblaze: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 18/39] target/mips: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 19/39] target/moxie: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 20/39] target/nios2: " Richard Henderson
2019-06-04 20:33 ` Richard Henderson [this message]
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 22/39] target/ppc: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 23/39] target/riscv: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 24/39] target/s390x: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 25/39] target/sh4: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 26/39] target/sparc: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 27/39] target/tilegx: Use env_cpu Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 28/39] target/tricore: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 29/39] target/unicore32: Use env_cpu, env_archcpu Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 30/39] target/xtensa: " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 31/39] cpu: Move ENV_OFFSET to exec/gen-icount.h Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 32/39] cpu: Introduce cpu_set_cpustate_pointers Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 33/39] cpu: Introduce CPUNegativeOffsetState Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 34/39] cpu: Move icount_decr to CPUNegativeOffsetState Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 35/39] cpu: Move the softmmu tlb " Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 36/39] cpu: Remove CPU_COMMON Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 37/39] tcg/aarch64: Use LDP to load tlb mask+table Richard Henderson
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 38/39] tcg/arm: Use LDRD " Richard Henderson
2019-06-07 10:24 ` Peter Maydell
2019-06-04 20:33 ` [Qemu-devel] [PATCH v4 39/39] tcg/arm: Remove mostly unreachable tlb special case Richard Henderson
2019-06-04 22:28 ` [Qemu-devel] [PATCH v4 00/39] tcg: Move the softmmu tlb to CPUNegativeOffsetState no-reply
2019-06-04 22:48 ` no-reply
2019-06-04 22:54 ` no-reply
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190604203351.27778-22-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).