From: Yoshinori Sato <ysato@users.sourceforge.jp>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org, imammedo@redhat.com,
richard.henderson@linaro.org,
Yoshinori Sato <ysato@users.sourceforge.jp>,
philmd@redhat.com
Subject: [Qemu-devel] [PATCH v21 00/21] Add RX archtecture support
Date: Tue, 18 Jun 2019 23:10:39 +0900 [thread overview]
Message-ID: <20190618141118.52955-1-ysato@users.sourceforge.jp> (raw)
Hello.
This patch series is added Renesas RX target emulation.
Chanegs for v20.
Reorderd patches.
Squashed v19 changes.
Changes for v19.
Follow tcg changes.
Cleanup cpu.c.
simplify rx_cpu_class_by_name and rx_load_image move to rx-virt.
My git repository is bellow.
git://git.pf.osdn.net/gitroot/y/ys/ysato/qemu.git tags/rx-20190618
Testing binaries bellow.
u-boot
Download - https://osdn.net/users/ysato/pf/qemu/dl/u-boot.bin.gz
starting
$ gzip -d u-boot.bin.gz
$ qemu-system-rx -bios u-boot.bin
linux and pico-root (only sash)
Download - https://osdn.net/users/ysato/pf/qemu/dl/zImage (kernel)
https://osdn.net/users/ysato/pf/qemu/dl/rx-qemu.dtb (DeviceTree)
starting
$ qemu-system-rx -kernel zImage -dtb rx-qemu.dtb -append "earlycon"
Philippe Mathieu-Daudé (3):
hw/registerfields.h: Add 8bit and 16bit register macros
hw/rx: Restrict the RX62N microcontroller to the RX62N CPU core
BootLinuxConsoleTest: Test the RX-Virt machine
Richard Henderson (7):
target/rx: Disassemble rx_index_addr into a string
target/rx: Replace operand with prt_ldmi in disassembler
target/rx: Use prt_ldmi for XCHG_mr disassembly
target/rx: Emit all disassembly in one prt()
target/rx: Collect all bytes during disassembly
target/rx: Dump bytes for each insn during disassembly
hw/rx: Honor -accel qtest
Yoshinori Sato (11):
MAINTAINERS: Add RX
qemu/bitops.h: Add extract8 and extract16
target/rx: TCG translation
target/rx: TCG helper
target/rx: CPU definition
target/rx: RX disassembler
hw/intc: RX62N interrupt controller (ICUa)
hw/timer: RX62N internal timer modules
hw/char: RX62N serial communication interface (SCI)
hw/rx: RX Target hardware definition
Add rx-softmmu
configure | 8 +
default-configs/rx-softmmu.mak | 3 +
qapi/common.json | 3 +-
include/disas/dis-asm.h | 5 +
include/exec/poison.h | 1 +
include/hw/char/renesas_sci.h | 45 +
include/hw/intc/rx_icu.h | 56 +
include/hw/registerfields.h | 32 +-
include/hw/rx/rx.h | 7 +
include/hw/rx/rx62n.h | 91 ++
include/hw/timer/renesas_cmt.h | 38 +
include/hw/timer/renesas_tmr.h | 53 +
include/qemu/bitops.h | 38 +
include/sysemu/arch_init.h | 1 +
target/rx/cpu-param.h | 31 +
target/rx/cpu-qom.h | 42 +
target/rx/cpu.h | 182 +++
target/rx/helper.h | 31 +
arch_init.c | 2 +
hw/char/renesas_sci.c | 340 +++++
hw/intc/rx_icu.c | 376 +++++
hw/rx/rx-virt.c | 135 ++
hw/rx/rx62n.c | 246 ++++
hw/timer/renesas_cmt.c | 275 ++++
hw/timer/renesas_tmr.c | 455 ++++++
target/rx/cpu.c | 217 +++
target/rx/disas.c | 1446 +++++++++++++++++++
target/rx/gdbstub.c | 112 ++
target/rx/helper.c | 148 ++
target/rx/monitor.c | 38 +
target/rx/op_helper.c | 470 ++++++
target/rx/translate.c | 2432 ++++++++++++++++++++++++++++++++
tests/machine-none-test.c | 1 +
MAINTAINERS | 19 +
hw/Kconfig | 1 +
hw/char/Kconfig | 3 +
hw/char/Makefile.objs | 1 +
hw/intc/Kconfig | 3 +
hw/intc/Makefile.objs | 1 +
hw/rx/Kconfig | 14 +
hw/rx/Makefile.objs | 2 +
hw/timer/Kconfig | 6 +
hw/timer/Makefile.objs | 3 +
target/rx/Makefile.objs | 12 +
target/rx/insns.decode | 621 ++++++++
tests/acceptance/boot_linux_console.py | 46 +
46 files changed, 8090 insertions(+), 2 deletions(-)
create mode 100644 default-configs/rx-softmmu.mak
create mode 100644 include/hw/char/renesas_sci.h
create mode 100644 include/hw/intc/rx_icu.h
create mode 100644 include/hw/rx/rx.h
create mode 100644 include/hw/rx/rx62n.h
create mode 100644 include/hw/timer/renesas_cmt.h
create mode 100644 include/hw/timer/renesas_tmr.h
create mode 100644 target/rx/cpu-param.h
create mode 100644 target/rx/cpu-qom.h
create mode 100644 target/rx/cpu.h
create mode 100644 target/rx/helper.h
create mode 100644 hw/char/renesas_sci.c
create mode 100644 hw/intc/rx_icu.c
create mode 100644 hw/rx/rx-virt.c
create mode 100644 hw/rx/rx62n.c
create mode 100644 hw/timer/renesas_cmt.c
create mode 100644 hw/timer/renesas_tmr.c
create mode 100644 target/rx/cpu.c
create mode 100644 target/rx/disas.c
create mode 100644 target/rx/gdbstub.c
create mode 100644 target/rx/helper.c
create mode 100644 target/rx/monitor.c
create mode 100644 target/rx/op_helper.c
create mode 100644 target/rx/translate.c
create mode 100644 hw/rx/Kconfig
create mode 100644 hw/rx/Makefile.objs
create mode 100644 target/rx/Makefile.objs
create mode 100644 target/rx/insns.decode
--
2.11.0
next reply other threads:[~2019-06-18 14:21 UTC|newest]
Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-06-18 14:10 Yoshinori Sato [this message]
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 01/21] MAINTAINERS: Add RX Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 02/21] qemu/bitops.h: Add extract8 and extract16 Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 02/21] target/rx: TCG translation Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 03/21] hw/registerfields.h: Add 8bit and 16bit register macros Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 03/21] target/rx: TCG helper Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 04/21] target/rx: CPU definition Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 04/21] target/rx: TCG translation Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 05/21] target/rx: RX disassembler Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 05/21] target/rx: TCG helper Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 06/21] target/rx: CPU definition Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 06/21] target/rx: Disassemble rx_index_addr into a string Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 07/21] target/rx: RX disassembler Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 07/21] target/rx: Replace operand with prt_ldmi in disassembler Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 08/21] target/rx: Disassemble rx_index_addr into a string Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 08/21] target/rx: Use prt_ldmi for XCHG_mr disassembly Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 09/21] target/rx: Emit all disassembly in one prt() Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 09/21] target/rx: Replace operand with prt_ldmi in disassembler Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 10/21] target/rx: Collect all bytes during disassembly Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 10/21] target/rx: Use prt_ldmi for XCHG_mr disassembly Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 11/21] target/rx: Dump bytes for each insn during disassembly Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 11/21] target/rx: Emit all disassembly in one prt() Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 12/21] hw/intc: RX62N interrupt controller (ICUa) Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 12/21] target/rx: Collect all bytes during disassembly Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 13/21] hw/timer: RX62N internal timer modules Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 13/21] target/rx: Dump bytes for each insn during disassembly Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 14/21] hw/char: RX62N serial communication interface (SCI) Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 14/21] hw/intc: RX62N interrupt controller (ICUa) Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 15/21] hw/rx: RX Target hardware definition Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 15/21] hw/timer: RX62N internal timer modules Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 16/21] hw/char: RX62N serial communication interface (SCI) Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 16/21] hw/rx: Honor -accel qtest Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 17/21] hw/rx: RX Target hardware definition Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 17/21] hw/rx: Restrict the RX62N microcontroller to the RX62N CPU core Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 18/21] hw/rx: Honor -accel qtest Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 18/21] qemu/bitops.h: Add extract8 and extract16 Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 19/21] hw/registerfields.h: Add 8bit and 16bit register macros Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 19/21] hw/rx: Restrict the RX62N microcontroller to the RX62N CPU core Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 20/21] Add rx-softmmu Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 21/21] BootLinuxConsoleTest: Test the RX-Virt machine Yoshinori Sato
2019-06-18 14:38 ` [Qemu-devel] [PATCH v21 00/21] Add RX archtecture support Yoshinori Sato
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190618141118.52955-1-ysato@users.sourceforge.jp \
--to=ysato@users.sourceforge.jp \
--cc=imammedo@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=philmd@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).