qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Yoshinori Sato <ysato@users.sourceforge.jp>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org, imammedo@redhat.com,
	richard.henderson@linaro.org,
	Yoshinori Sato <ysato@users.sourceforge.jp>,
	philmd@redhat.com
Subject: [Qemu-devel] [PATCH v21 20/21] Add rx-softmmu
Date: Tue, 18 Jun 2019 23:11:17 +0900	[thread overview]
Message-ID: <20190618141118.52955-39-ysato@users.sourceforge.jp> (raw)
In-Reply-To: <20190618141118.52955-1-ysato@users.sourceforge.jp>

Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Signed-off-by: Yoshinori Sato <ysato@users.sourceforge.jp>
Message-Id: <20190607091116.49044-17-ysato@users.sourceforge.jp>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
pick ed65c02993 target/rx: Add RX to SysEmuTarget
pick 01372568ae tests: Add rx to machine-none-test.c
[PMD: Squashed patches from Richard Henderson modifying
      qapi/common.json and tests/machine-none-test.c]
Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com>

Signed-off-by: Yoshinori Sato <ysato@users.sourceforge.jp>
---
 configure                      | 8 ++++++++
 default-configs/rx-softmmu.mak | 3 +++
 qapi/common.json               | 3 ++-
 include/exec/poison.h          | 1 +
 include/sysemu/arch_init.h     | 1 +
 arch_init.c                    | 2 ++
 tests/machine-none-test.c      | 1 +
 hw/Kconfig                     | 1 +
 8 files changed, 19 insertions(+), 1 deletion(-)
 create mode 100644 default-configs/rx-softmmu.mak

diff --git a/configure b/configure
index b091b82cb3..d6e16c58c3 100755
--- a/configure
+++ b/configure
@@ -7595,6 +7595,11 @@ case "$target_name" in
     gdb_xml_files="riscv-64bit-cpu.xml riscv-64bit-fpu.xml riscv-64bit-csr.xml"
     target_compiler=$cross_cc_riscv64
   ;;
+  rx)
+    TARGET_ARCH=rx
+    bflt="yes"
+    target_compiler=$cross_cc_rx
+  ;;
   sh4|sh4eb)
     TARGET_ARCH=sh4
     bflt="yes"
@@ -7815,6 +7820,9 @@ for i in $ARCH $TARGET_BASE_ARCH ; do
   riscv*)
     disas_config "RISCV"
   ;;
+  rx)
+    disas_config "RX"
+  ;;
   s390*)
     disas_config "S390"
   ;;
diff --git a/default-configs/rx-softmmu.mak b/default-configs/rx-softmmu.mak
new file mode 100644
index 0000000000..a3eecefb11
--- /dev/null
+++ b/default-configs/rx-softmmu.mak
@@ -0,0 +1,3 @@
+# Default configuration for rx-softmmu
+
+CONFIG_RX_VIRT=y
diff --git a/qapi/common.json b/qapi/common.json
index 99d313ef3b..d0fc931159 100644
--- a/qapi/common.json
+++ b/qapi/common.json
@@ -183,6 +183,7 @@
 #        is true even for "qemu-system-x86_64".
 #
 # ppcemb: dropped in 3.1
+# rx: added in 4.1
 #
 # Since: 3.0
 ##
@@ -190,6 +191,6 @@
   'data' : [ 'aarch64', 'alpha', 'arm', 'cris', 'hppa', 'i386', 'lm32',
              'm68k', 'microblaze', 'microblazeel', 'mips', 'mips64',
              'mips64el', 'mipsel', 'moxie', 'nios2', 'or1k', 'ppc',
-             'ppc64', 'riscv32', 'riscv64', 's390x', 'sh4',
+             'ppc64', 'riscv32', 'riscv64', 'rx', 's390x', 'sh4',
              'sh4eb', 'sparc', 'sparc64', 'tricore', 'unicore32',
              'x86_64', 'xtensa', 'xtensaeb' ] }
diff --git a/include/exec/poison.h b/include/exec/poison.h
index b862320fa6..c17911d859 100644
--- a/include/exec/poison.h
+++ b/include/exec/poison.h
@@ -26,6 +26,7 @@
 #pragma GCC poison TARGET_PPC
 #pragma GCC poison TARGET_PPC64
 #pragma GCC poison TARGET_ABI32
+#pragma GCC poison TARGET_RX
 #pragma GCC poison TARGET_S390X
 #pragma GCC poison TARGET_SH4
 #pragma GCC poison TARGET_SPARC
diff --git a/include/sysemu/arch_init.h b/include/sysemu/arch_init.h
index 10cbafe970..3f4f844f7b 100644
--- a/include/sysemu/arch_init.h
+++ b/include/sysemu/arch_init.h
@@ -25,6 +25,7 @@ enum {
     QEMU_ARCH_NIOS2 = (1 << 17),
     QEMU_ARCH_HPPA = (1 << 18),
     QEMU_ARCH_RISCV = (1 << 19),
+    QEMU_ARCH_RX = (1 << 20),
 };
 
 extern const uint32_t arch_type;
diff --git a/arch_init.c b/arch_init.c
index 74b0708634..48d9b4c86f 100644
--- a/arch_init.c
+++ b/arch_init.c
@@ -73,6 +73,8 @@ int graphic_depth = 32;
 #define QEMU_ARCH QEMU_ARCH_PPC
 #elif defined(TARGET_RISCV)
 #define QEMU_ARCH QEMU_ARCH_RISCV
+#elif defined(TARGET_RX)
+#define QEMU_ARCH QEMU_ARCH_RX
 #elif defined(TARGET_S390X)
 #define QEMU_ARCH QEMU_ARCH_S390X
 #elif defined(TARGET_SH4)
diff --git a/tests/machine-none-test.c b/tests/machine-none-test.c
index 4c6d470798..80df277357 100644
--- a/tests/machine-none-test.c
+++ b/tests/machine-none-test.c
@@ -56,6 +56,7 @@ static struct arch2cpu cpus_map[] = {
     { "hppa", "hppa" },
     { "riscv64", "rv64gcsu-v1.10.0" },
     { "riscv32", "rv32gcsu-v1.9.1" },
+    { "rx", "rx62n" },
 };
 
 static const char *get_cpu_model_by_arch(const char *arch)
diff --git a/hw/Kconfig b/hw/Kconfig
index 195f541e50..b0c7221240 100644
--- a/hw/Kconfig
+++ b/hw/Kconfig
@@ -54,6 +54,7 @@ source nios2/Kconfig
 source openrisc/Kconfig
 source ppc/Kconfig
 source riscv/Kconfig
+source rx/Kconfig
 source s390x/Kconfig
 source sh4/Kconfig
 source sparc/Kconfig
-- 
2.11.0



  parent reply	other threads:[~2019-06-18 14:56 UTC|newest]

Thread overview: 41+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-06-18 14:10 [Qemu-devel] [PATCH v21 00/21] Add RX archtecture support Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 01/21] MAINTAINERS: Add RX Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 02/21] qemu/bitops.h: Add extract8 and extract16 Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 02/21] target/rx: TCG translation Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 03/21] hw/registerfields.h: Add 8bit and 16bit register macros Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 03/21] target/rx: TCG helper Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 04/21] target/rx: CPU definition Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 04/21] target/rx: TCG translation Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 05/21] target/rx: RX disassembler Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 05/21] target/rx: TCG helper Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 06/21] target/rx: CPU definition Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 06/21] target/rx: Disassemble rx_index_addr into a string Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 07/21] target/rx: RX disassembler Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 07/21] target/rx: Replace operand with prt_ldmi in disassembler Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 08/21] target/rx: Disassemble rx_index_addr into a string Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 08/21] target/rx: Use prt_ldmi for XCHG_mr disassembly Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 09/21] target/rx: Emit all disassembly in one prt() Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 09/21] target/rx: Replace operand with prt_ldmi in disassembler Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 10/21] target/rx: Collect all bytes during disassembly Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 10/21] target/rx: Use prt_ldmi for XCHG_mr disassembly Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 11/21] target/rx: Dump bytes for each insn during disassembly Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 11/21] target/rx: Emit all disassembly in one prt() Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 12/21] hw/intc: RX62N interrupt controller (ICUa) Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 12/21] target/rx: Collect all bytes during disassembly Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 13/21] hw/timer: RX62N internal timer modules Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 13/21] target/rx: Dump bytes for each insn during disassembly Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 14/21] hw/char: RX62N serial communication interface (SCI) Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 14/21] hw/intc: RX62N interrupt controller (ICUa) Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 15/21] hw/rx: RX Target hardware definition Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 15/21] hw/timer: RX62N internal timer modules Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 16/21] hw/char: RX62N serial communication interface (SCI) Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 16/21] hw/rx: Honor -accel qtest Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 17/21] hw/rx: RX Target hardware definition Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 17/21] hw/rx: Restrict the RX62N microcontroller to the RX62N CPU core Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 18/21] hw/rx: Honor -accel qtest Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 18/21] qemu/bitops.h: Add extract8 and extract16 Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 19/21] hw/registerfields.h: Add 8bit and 16bit register macros Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 19/21] hw/rx: Restrict the RX62N microcontroller to the RX62N CPU core Yoshinori Sato
2019-06-18 14:11 ` Yoshinori Sato [this message]
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 21/21] BootLinuxConsoleTest: Test the RX-Virt machine Yoshinori Sato
2019-06-18 14:38 ` [Qemu-devel] [PATCH v21 00/21] Add RX archtecture support Yoshinori Sato

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20190618141118.52955-39-ysato@users.sourceforge.jp \
    --to=ysato@users.sourceforge.jp \
    --cc=imammedo@redhat.com \
    --cc=peter.maydell@linaro.org \
    --cc=philmd@redhat.com \
    --cc=qemu-devel@nongnu.org \
    --cc=richard.henderson@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).