From: Jan Bobek <jan.bobek@gmail.com>
To: qemu-devel@nongnu.org
Cc: "Jan Bobek" <jan.bobek@gmail.com>,
"Alex Bennée" <alex.bennee@linaro.org>,
"Richard Henderson" <richard.henderson@linaro.org>
Subject: [Qemu-devel] [RISU PATCH v3 04/18] risugen_x86_constraints: add module
Date: Thu, 11 Jul 2019 18:32:46 -0400 [thread overview]
Message-ID: <20190711223300.6061-5-jan.bobek@gmail.com> (raw)
In-Reply-To: <20190711223300.6061-1-jan.bobek@gmail.com>
The module risugen_x86_constraints.pm provides environment for
evaluating x86 "!constraints" blocks. This is facilitated by the
single exported function eval_constraints_block.
Signed-off-by: Jan Bobek <jan.bobek@gmail.com>
---
risugen_x86_constraints.pm | 154 +++++++++++++++++++++++++++++++++++++
1 file changed, 154 insertions(+)
create mode 100644 risugen_x86_constraints.pm
diff --git a/risugen_x86_constraints.pm b/risugen_x86_constraints.pm
new file mode 100644
index 0000000..a4ee687
--- /dev/null
+++ b/risugen_x86_constraints.pm
@@ -0,0 +1,154 @@
+#!/usr/bin/perl -w
+###############################################################################
+# Copyright (c) 2019 Jan Bobek
+# All rights reserved. This program and the accompanying materials
+# are made available under the terms of the Eclipse Public License v1.0
+# which accompanies this distribution, and is available at
+# http://www.eclipse.org/legal/epl-v10.html
+#
+# Contributors:
+# Jan Bobek - initial implementation
+###############################################################################
+
+# risugen_x86_constraints -- risugen_x86's helper module for "!constraints" blocks
+package risugen_x86_constraints;
+
+use strict;
+use warnings;
+
+use risugen_common;
+use risugen_x86_asm;
+
+our @ISA = qw(Exporter);
+our @EXPORT = qw(eval_constraints_block);
+
+my $is_x86_64;
+
+sub data16($%)
+{
+ my ($insn, %data16) = @_;
+ $insn->{data16} = \%data16;
+}
+
+sub rep($%)
+{
+ my ($insn, %rep) = @_;
+ $insn->{rep} = \%rep;
+}
+
+sub repne($%)
+{
+ my ($insn, %repne) = @_;
+ $insn->{repne} = \%repne;
+}
+
+sub rex($%)
+{
+ my ($insn, %rex) = @_;
+ # It doesn't make sense to randomize any REX fields, since REX.W
+ # is opcode-like and REX.R/.X/.B are encoded automatically by
+ # risugen_x86_asm.
+ $insn->{rex} = \%rex;
+}
+
+sub vex($%)
+{
+ my ($insn, %vex) = @_;
+ my $regidw = $is_x86_64 ? 4 : 3;
+
+ # There is no point in randomizing other VEX fields, since
+ # VEX.R/.X/.B are encoded automatically by risugen_x86_asm, and
+ # VEX.M/.P are opcodes.
+ $vex{l} = randint(width => 1) ? 256 : 128 unless defined $vex{l};
+ $vex{v} = randint(width => $regidw) unless defined $vex{v};
+ $vex{w} = randint(width => 1) unless defined $vex{w};
+ $insn->{vex} = \%vex;
+}
+
+sub modrm_($%)
+{
+ my ($insn, %args) = @_;
+ my $regidw = $is_x86_64 ? 4 : 3;
+
+ my %modrm = ();
+ if (defined $args{reg}) {
+ # This makes the config file syntax a bit more accommodating
+ # in cases where MODRM.REG is an opcode extension field.
+ $modrm{reg} = $args{reg};
+ } else {
+ $modrm{reg} = randint(width => $regidw);
+ }
+
+ # There is also a displacement-only form, but we don't know
+ # absolute address of the memblock, so we cannot test it.
+ my $form = int(rand(4));
+ if ($form == 0) {
+ $modrm{reg2} = randint(width => $regidw);
+ } else {
+ $modrm{base} = randint(width => $regidw);
+
+ if ($form == 2) {
+ $modrm{base} = randint(width => $regidw);
+ $modrm{disp}{value} = randint(width => 8, signed => 1);
+ $modrm{disp}{width} = 8;
+ } elsif ($form == 3) {
+ $modrm{base} = randint(width => $regidw);
+ $modrm{disp}{value} = randint(width => 32, signed => 1);
+ $modrm{disp}{width} = 32;
+ }
+
+ my $have_index = int(rand(2));
+ if ($have_index) {
+ my $indexk = $args{indexk};
+ $modrm{ss} = randint(width => 2);
+ $modrm{$indexk} = randint(width => $regidw);
+ }
+ }
+
+ $insn->{modrm} = \%modrm;
+}
+
+sub modrm($%)
+{
+ my ($insn, %args) = @_;
+ modrm_($insn, indexk => 'index', %args);
+}
+
+sub modrm_vsib($%)
+{
+ my ($insn, %args) = @_;
+ modrm_($insn, indexk => 'vindex', %args);
+}
+
+sub imm($%)
+{
+ my ($insn, %args) = @_;
+ $insn->{imm}{value} = randint(%args);
+ $insn->{imm}{width} = $args{width};
+}
+
+sub eval_constraints_block(%)
+{
+ my (%args) = @_;
+ my $rec = $args{rec};
+ my $insn = $args{insn};
+ my $insnname = $rec->{name};
+ my $opcode = $insn->{opcode}{value};
+
+ $is_x86_64 = $args{is_x86_64};
+
+ my $constraint = $rec->{blocks}{"constraints"};
+ if (defined $constraint) {
+ # user-specified constraint: evaluate in an environment
+ # with variables set corresponding to the variable fields.
+ my %env = extract_fields($opcode, $rec);
+ # set the variable $_ to the instruction in question
+ $env{_} = $insn;
+
+ return eval_block($insnname, "constraints", $constraint, \%env);
+ } else {
+ return 1;
+ }
+}
+
+1;
--
2.20.1
next prev parent reply other threads:[~2019-07-11 22:36 UTC|newest]
Thread overview: 49+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-07-11 22:32 [Qemu-devel] [RISU PATCH v3 00/18] Support for generating x86 SIMD test images Jan Bobek
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 01/18] risugen_common: add helper functions insnv, randint Jan Bobek
2019-07-12 5:48 ` Richard Henderson
2019-07-14 21:55 ` Jan Bobek
2019-07-12 12:41 ` Alex Bennée
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 02/18] risugen_common: split eval_with_fields into extract_fields and eval_block Jan Bobek
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 03/18] risugen_x86_asm: add module Jan Bobek
2019-07-12 14:11 ` Richard Henderson
2019-07-14 22:04 ` Jan Bobek
2019-07-11 22:32 ` Jan Bobek [this message]
2019-07-12 14:24 ` [Qemu-devel] [RISU PATCH v3 04/18] risugen_x86_constraints: " Richard Henderson
2019-07-14 22:39 ` Jan Bobek
2019-07-21 1:54 ` Richard Henderson
2019-07-22 13:41 ` Jan Bobek
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 05/18] risugen_x86_memory: " Jan Bobek
2019-07-21 1:58 ` Richard Henderson
2019-07-22 13:53 ` Jan Bobek
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 06/18] risugen_x86: " Jan Bobek
2019-07-21 2:02 ` Richard Henderson
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 07/18] risugen: allow all byte-aligned instructions Jan Bobek
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 08/18] risugen: add command-line flag --x86_64 Jan Bobek
2019-07-17 17:00 ` Richard Henderson
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 09/18] risugen: add --xfeatures option for x86 Jan Bobek
2019-07-17 17:01 ` Richard Henderson
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 10/18] x86.risu: add MMX instructions Jan Bobek
2019-07-20 4:30 ` Richard Henderson
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 11/18] x86.risu: add SSE instructions Jan Bobek
2019-07-20 17:50 ` Richard Henderson
2019-07-22 13:57 ` Jan Bobek
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 12/18] x86.risu: add SSE2 instructions Jan Bobek
2019-07-20 21:19 ` Richard Henderson
2019-07-22 14:12 ` Jan Bobek
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 13/18] x86.risu: add SSE3 instructions Jan Bobek
2019-07-20 21:27 ` Richard Henderson
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 14/18] x86.risu: add SSSE3 instructions Jan Bobek
2019-07-20 21:52 ` Richard Henderson
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 15/18] x86.risu: add SSE4.1 and SSE4.2 instructions Jan Bobek
2019-07-20 22:28 ` Richard Henderson
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 16/18] x86.risu: add AES and PCLMULQDQ instructions Jan Bobek
2019-07-20 22:35 ` Richard Henderson
2019-07-11 22:32 ` [Qemu-devel] [RISU PATCH v3 17/18] x86.risu: add AVX instructions Jan Bobek
2019-07-21 0:04 ` Richard Henderson
2019-07-22 14:23 ` Jan Bobek
2019-07-11 22:33 ` [Qemu-devel] [RISU PATCH v3 18/18] x86.risu: add AVX2 instructions Jan Bobek
2019-07-21 0:46 ` Richard Henderson
2019-07-22 14:41 ` Jan Bobek
2019-07-12 13:34 ` [Qemu-devel] [RISU PATCH v3 00/18] Support for generating x86 SIMD test images Alex Bennée
2019-07-14 23:08 ` Jan Bobek
2019-07-15 10:14 ` Alex Bennée
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190711223300.6061-5-jan.bobek@gmail.com \
--to=jan.bobek@gmail.com \
--cc=alex.bennee@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).