From: David Gibson <david@gibson.dropbear.id.au>
To: peter.maydell@linaro.org
Cc: lvivier@redhat.com, aik@ozlabs.ru, qemu-devel@nongnu.org,
groug@kaod.org, qemu-ppc@nongnu.org, clg@kaod.org,
David Gibson <david@gibson.dropbear.id.au>
Subject: [PULL 00/88] ppc-for-5.0 queue 20191217
Date: Tue, 17 Dec 2019 15:41:54 +1100 [thread overview]
Message-ID: <20191217044322.351838-1-david@gibson.dropbear.id.au> (raw)
The following changes since commit cb88904a54903ef6ba21a68a61d9cd51e2166304:
Merge remote-tracking branch 'remotes/amarkovic/tags/mips-queue-dec-16-2019' into staging (2019-12-16 14:07:56 +0000)
are available in the Git repository at:
git://github.com/dgibson/qemu.git tags/ppc-for-5.0-20191217
for you to fetch changes up to a363e9ed8731f45674260932a340a0d81c4b0a6f:
pseries: Update SLOF firmware image (2019-12-17 11:40:23 +1100)
----------------------------------------------------------------
ppc patch queue 2019-12-17
This is the first pull request for the qemu-5.0 branch. It has a lot
of accumulated changes, including:
* SLOF update to support boot using the IOMMU (will become
necessary for secure guests)
* Clean ups to pnv handling of chip models
* A number of extensions to the powernv machine model
* TCG extensions to allow powernv emulated systems to run KVM guests
* Outline support for POWER10 chips in powernv
* Cleanups to the ibm,client-architecture-support feature negotiation path
* XIVE reworks to better handle the powernv machine
* Improvements to not waste interrupt queues and other semi-scarce
resources when using XIVE under KVM
----------------------------------------------------------------
Alexey Kardashevskiy (1):
pseries: Update SLOF firmware image
Cédric Le Goater (40):
ppc/pnv: Add a PNOR model
ppc/pnv: Add a "/qemu" device tree node
ppc/pnv: Add a LPC "ranges" property
ppc/xive: Record the IPB in the associated NVT
ppc/xive: Introduce helpers for the NVT id
ppc/pnv: Remove pnv_xive_vst_size() routine
ppc/pnv: Quiesce some XIVE errors
ppc/xive: Introduce OS CAM line helpers
ppc/xive: Check V bit in TM_PULL_POOL_CTX
ipmi: Add support to customize OEM functions
ppc/pnv: Add HIOMAP commands
ppc/pnv: Create BMC devices at machine init
ppc/xive: Introduce a XivePresenter interface
ppc/xive: Implement the XivePresenter interface
ppc/pnv: Loop on the threads of the chip to find a matching NVT
ppc: Introduce a ppc_cpu_pir() helper
ppc/pnv: Introduce a pnv_xive_is_cpu_enabled() helper
ppc/pnv: Fix TIMA indirect access
ppc/xive: Introduce a XiveFabric interface
ppc/pnv: Implement the XiveFabric interface
ppc/spapr: Implement the XiveFabric interface
ppc/xive: Use the XiveFabric and XivePresenter interfaces
ppc/xive: Extend the TIMA operation with a XivePresenter parameter
ppc/pnv: Clarify how the TIMA is accessed on a multichip system
ppc/xive: Move the TIMA operations to the controller model
ppc/xive: Remove the get_tctx() XiveRouter handler
ppc/xive: Introduce a xive_tctx_ipb_update() helper
ppc/xive: Synthesize interrupt from the saved IPB in the NVT
ppc/pnv: Introduce a pnv_xive_block_id() helper
ppc/pnv: Extend XiveRouter with a get_block_id() handler
ppc/pnv: Dump the XIVE NVT table
target/ppc: Add POWER10 DD1.0 model information
ppc/pnv: Introduce a POWER10 PnvChip and a powernv10 machine
ppc/psi: cleanup definitions
ppc/pnv: add a PSI bridge model for POWER10
ppc/pnv: add a LPC Controller model for POWER10
ppc/pnv: Loop on the whole hierarchy to populate the DT with the XSCOM nodes
ppc/pnv: populate the DT with realized XSCOM devices
ppc/pnv: Introduce PBA registers
ppc/pnv: Fix OCC common area region mapping
David Gibson (4):
spapr: Don't trigger a CAS reboot for XICS/XIVE mode changeover
spapr: Improve handling of fdt buffer size
spapr: Fold h_cas_compose_response() into h_client_architecture_support()
spapr: Simplify ovec diff
Greg Kurz (38):
ppc/pnv: Drop "chip" link from POWER9 PSI object
xive: Link "cpu" property to XiveTCTX::cs pointer
xive: Link "xive" property to XiveSource::xive pointer
xive: Link "xive" property to XiveEndSource::xrtr pointer
ppc/pnv: Link "psi" property to PnvLpc::psi pointer
ppc/pnv: Link "psi" property to PnvOCC::psi pointer
ppc/pnv: Link "chip" property to PnvHomer::chip pointer
ppc/pnv: Link "chip" property to PnvCore::chip pointer
ppc/pnv: Link "chip" property to PnvXive::chip pointer
xics: Link ICS_PROP_XICS property to ICSState::xics pointer
xics: Link ICP_PROP_XICS property to ICPState::xics pointer
xics: Link ICP_PROP_CPU property to ICPState::cs pointer
spapr: Abort if XICS interrupt controller cannot be initialized
xive/kvm: Trigger interrupts from userspace
ppc/pnv: Instantiate cores separately
linux-headers: Update
spapr: Pass the maximum number of vCPUs to the KVM interrupt controller
spapr/xics: Configure number of servers in KVM
spapr/xive: Configure number of servers in KVM
ppc: Deassert the external interrupt pin in KVM on reset
xics: Don't deassert outputs
ppc: Don't use CPUPPCState::irq_input_state with modern Book3s CPU models
ppc: Ignore the CPU_INTERRUPT_EXITTB interrupt with KVM
ppc: Make PPCVirtualHypervisor an incomplete type
ppc/pnv: Make PnvXScomInterface an incomplete type
ppc: Drop useless extern annotation for functions
ppc/pnv: Introduce PnvPsiClass::compat
ppc/pnv: Drop PnvPsiClass::chip_type
ppc/pnv: Introduce PnvMachineClass and PnvMachineClass::compat
ppc/pnv: Introduce PnvMachineClass::dt_power_mgt()
ppc/pnv: Drop pnv_is_power9() and pnv_is_power10() helpers
ppc/pnv: Introduce PnvChipClass::intc_print_info() method
ppc/pnv: Introduce PnvChipClass::xscom_core_base() method
ppc/pnv: Pass XSCOM base address and address size to pnv_dt_xscom()
ppc/pnv: Pass content of the "compatible" property to pnv_dt_xscom()
ppc/pnv: Drop pnv_chip_is_power9() and pnv_chip_is_power10() helpers
ppc/pnv: Introduce PnvChipClass::xscom_pcba() method
ppc/pnv: Drop PnvChipClass::type
Suraj Jitindar Singh (4):
target/ppc: Implement the VTB for HV access
target/ppc: Work [S]PURR implementation and add HV support
target/ppc: Add SPR ASDR
target/ppc: Add SPR TBU40
Vladimir Sementsov-Ogievskiy (1):
ppc: well form kvmppc_hint_smt_possible error hint helper
hw/intc/pnv_xive.c | 415 ++++++++++++++--------
hw/intc/spapr_xive.c | 102 +++++-
hw/intc/spapr_xive_kvm.c | 42 ++-
hw/intc/xics.c | 59 +---
hw/intc/xics_kvm.c | 24 +-
hw/intc/xics_spapr.c | 5 +-
hw/intc/xive.c | 398 +++++++++++----------
hw/ipmi/ipmi_bmc_sim.c | 50 +--
hw/ppc/Makefile.objs | 4 +-
hw/ppc/pnv.c | 504 ++++++++++++++++++++++-----
hw/ppc/pnv_bmc.c | 116 ++++++
hw/ppc/pnv_core.c | 20 +-
hw/ppc/pnv_homer.c | 129 ++++++-
hw/ppc/pnv_lpc.c | 76 ++--
hw/ppc/pnv_occ.c | 31 +-
hw/ppc/pnv_pnor.c | 135 +++++++
hw/ppc/pnv_psi.c | 54 ++-
hw/ppc/pnv_xscom.c | 79 +----
hw/ppc/ppc.c | 79 +++--
hw/ppc/spapr.c | 133 +++----
hw/ppc/spapr_hcall.c | 90 +++--
hw/ppc/spapr_irq.c | 30 +-
hw/ppc/spapr_ovec.c | 30 +-
include/hw/ipmi/ipmi.h | 42 +++
include/hw/ppc/pnv.h | 109 ++++--
include/hw/ppc/pnv_homer.h | 3 +
include/hw/ppc/pnv_lpc.h | 6 +-
include/hw/ppc/pnv_occ.h | 8 +-
include/hw/ppc/pnv_pnor.h | 30 ++
include/hw/ppc/pnv_psi.h | 5 +-
include/hw/ppc/pnv_xive.h | 3 -
include/hw/ppc/pnv_xscom.h | 58 ++-
include/hw/ppc/ppc.h | 7 +-
include/hw/ppc/spapr.h | 4 +-
include/hw/ppc/spapr_irq.h | 10 +-
include/hw/ppc/spapr_ovec.h | 4 +-
include/hw/ppc/spapr_vio.h | 6 +-
include/hw/ppc/spapr_xive.h | 3 +-
include/hw/ppc/xics_spapr.h | 3 +-
include/hw/ppc/xive.h | 72 +++-
include/hw/ppc/xive_regs.h | 25 ++
include/standard-headers/linux/ethtool.h | 6 +
include/standard-headers/linux/virtio_ring.h | 2 +-
linux-headers/asm-arm/kvm.h | 3 +-
linux-headers/asm-arm64/kvm.h | 5 +-
linux-headers/asm-mips/unistd_n32.h | 1 +
linux-headers/asm-mips/unistd_n64.h | 1 +
linux-headers/asm-mips/unistd_o32.h | 1 +
linux-headers/asm-powerpc/kvm.h | 3 +
linux-headers/linux/kvm.h | 11 +
linux-headers/linux/psp-sev.h | 3 +
linux-user/ppc/cpu_loop.c | 5 +
pc-bios/README | 2 +-
pc-bios/slof.bin | Bin 931040 -> 931032 bytes
roms/SLOF | 2 +-
target/ppc/compat.c | 21 +-
target/ppc/cpu-models.c | 3 +
target/ppc/cpu-models.h | 3 +
target/ppc/cpu.h | 14 +-
target/ppc/helper.h | 4 +
target/ppc/helper_regs.h | 5 +
target/ppc/kvm.c | 6 +-
target/ppc/kvm_ppc.h | 4 +-
target/ppc/timebase_helper.c | 20 ++
target/ppc/translate_init.inc.c | 283 ++++++++++++++-
65 files changed, 2455 insertions(+), 956 deletions(-)
create mode 100644 hw/ppc/pnv_pnor.c
create mode 100644 include/hw/ppc/pnv_pnor.h
next reply other threads:[~2019-12-17 4:48 UTC|newest]
Thread overview: 94+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-12-17 4:41 David Gibson [this message]
2019-12-17 4:41 ` [PULL 01/88] ppc/pnv: Add a PNOR model David Gibson
2020-01-07 14:43 ` Peter Maydell
2020-01-07 16:26 ` Cédric Le Goater
2019-12-17 4:41 ` [PULL 02/88] ppc/pnv: Add a "/qemu" device tree node David Gibson
2019-12-17 4:41 ` [PULL 03/88] ppc/pnv: Drop "chip" link from POWER9 PSI object David Gibson
2019-12-17 4:41 ` [PULL 04/88] xive: Link "cpu" property to XiveTCTX::cs pointer David Gibson
2019-12-17 4:41 ` [PULL 05/88] xive: Link "xive" property to XiveSource::xive pointer David Gibson
2019-12-17 4:42 ` [PULL 06/88] xive: Link "xive" property to XiveEndSource::xrtr pointer David Gibson
2019-12-17 4:42 ` [PULL 07/88] ppc/pnv: Link "psi" property to PnvLpc::psi pointer David Gibson
2019-12-17 4:42 ` [PULL 08/88] ppc/pnv: Link "psi" property to PnvOCC::psi pointer David Gibson
2019-12-17 4:42 ` [PULL 09/88] ppc/pnv: Link "chip" property to PnvHomer::chip pointer David Gibson
2019-12-17 4:42 ` [PULL 10/88] ppc/pnv: Link "chip" property to PnvCore::chip pointer David Gibson
2019-12-17 4:42 ` [PULL 11/88] ppc/pnv: Link "chip" property to PnvXive::chip pointer David Gibson
2019-12-17 4:42 ` [PULL 12/88] xics: Link ICS_PROP_XICS property to ICSState::xics pointer David Gibson
2019-12-17 4:42 ` [PULL 13/88] xics: Link ICP_PROP_XICS property to ICPState::xics pointer David Gibson
2019-12-17 4:42 ` [PULL 14/88] xics: Link ICP_PROP_CPU property to ICPState::cs pointer David Gibson
2019-12-17 4:42 ` [PULL 15/88] spapr: Abort if XICS interrupt controller cannot be initialized David Gibson
2019-12-17 4:42 ` [PULL 16/88] ppc/pnv: Add a LPC "ranges" property David Gibson
2019-12-17 4:42 ` [PULL 17/88] ppc/xive: Record the IPB in the associated NVT David Gibson
2019-12-17 4:42 ` [PULL 18/88] ppc/xive: Introduce helpers for the NVT id David Gibson
2019-12-17 4:42 ` [PULL 19/88] ppc/pnv: Remove pnv_xive_vst_size() routine David Gibson
2019-12-17 4:42 ` [PULL 20/88] xive/kvm: Trigger interrupts from userspace David Gibson
2019-12-17 4:42 ` [PULL 21/88] ppc/pnv: Quiesce some XIVE errors David Gibson
2019-12-17 4:42 ` [PULL 22/88] ppc/xive: Introduce OS CAM line helpers David Gibson
2019-12-17 4:42 ` [PULL 23/88] ppc/xive: Check V bit in TM_PULL_POOL_CTX David Gibson
2019-12-17 4:42 ` [PULL 24/88] ipmi: Add support to customize OEM functions David Gibson
2019-12-17 4:42 ` [PULL 25/88] ppc/pnv: Add HIOMAP commands David Gibson
2019-12-17 4:42 ` [PULL 26/88] ppc/pnv: Create BMC devices at machine init David Gibson
2019-12-17 4:42 ` [PULL 27/88] ppc/xive: Introduce a XivePresenter interface David Gibson
2019-12-17 4:42 ` [PULL 28/88] ppc/xive: Implement the " David Gibson
2019-12-17 4:42 ` [PULL 29/88] ppc/pnv: Instantiate cores separately David Gibson
2019-12-17 4:42 ` [PULL 30/88] ppc/pnv: Loop on the threads of the chip to find a matching NVT David Gibson
2019-12-17 4:42 ` [PULL 31/88] ppc: Introduce a ppc_cpu_pir() helper David Gibson
2019-12-17 4:42 ` [PULL 32/88] ppc/pnv: Introduce a pnv_xive_is_cpu_enabled() helper David Gibson
2019-12-17 4:42 ` [PULL 33/88] ppc/pnv: Fix TIMA indirect access David Gibson
2019-12-17 4:42 ` [PULL 34/88] ppc/xive: Introduce a XiveFabric interface David Gibson
2019-12-17 4:42 ` [PULL 35/88] ppc/pnv: Implement the " David Gibson
2019-12-17 4:42 ` [PULL 36/88] ppc/spapr: " David Gibson
2019-12-17 4:42 ` [PULL 37/88] ppc/xive: Use the XiveFabric and XivePresenter interfaces David Gibson
2019-12-17 4:42 ` [PULL 38/88] ppc/xive: Extend the TIMA operation with a XivePresenter parameter David Gibson
2019-12-17 4:42 ` [PULL 39/88] linux-headers: Update David Gibson
2019-12-17 4:42 ` [PULL 40/88] spapr: Pass the maximum number of vCPUs to the KVM interrupt controller David Gibson
2019-12-17 4:42 ` [PULL 41/88] spapr/xics: Configure number of servers in KVM David Gibson
2019-12-17 4:42 ` [PULL 42/88] spapr/xive: " David Gibson
2019-12-17 4:42 ` [PULL 43/88] ppc/pnv: Clarify how the TIMA is accessed on a multichip system David Gibson
2019-12-17 4:42 ` [PULL 44/88] ppc/xive: Move the TIMA operations to the controller model David Gibson
2019-12-17 4:42 ` [PULL 45/88] ppc/xive: Remove the get_tctx() XiveRouter handler David Gibson
2019-12-17 4:42 ` [PULL 46/88] ppc/xive: Introduce a xive_tctx_ipb_update() helper David Gibson
2019-12-17 4:42 ` [PULL 47/88] ppc/xive: Synthesize interrupt from the saved IPB in the NVT David Gibson
2019-12-17 4:42 ` [PULL 48/88] ppc/pnv: Introduce a pnv_xive_block_id() helper David Gibson
2019-12-17 4:42 ` [PULL 49/88] ppc/pnv: Extend XiveRouter with a get_block_id() handler David Gibson
2019-12-17 4:42 ` [PULL 50/88] ppc/pnv: Dump the XIVE NVT table David Gibson
2019-12-17 4:42 ` [PULL 51/88] ppc: well form kvmppc_hint_smt_possible error hint helper David Gibson
2019-12-17 6:32 ` Markus Armbruster
2019-12-18 3:12 ` David Gibson
2019-12-17 4:42 ` [PULL 52/88] spapr: Don't trigger a CAS reboot for XICS/XIVE mode changeover David Gibson
2019-12-17 4:42 ` [PULL 53/88] spapr: Improve handling of fdt buffer size David Gibson
2019-12-17 4:42 ` [PULL 54/88] spapr: Fold h_cas_compose_response() into h_client_architecture_support() David Gibson
2019-12-17 4:42 ` [PULL 55/88] spapr: Simplify ovec diff David Gibson
2019-12-17 4:42 ` [PULL 56/88] ppc: Deassert the external interrupt pin in KVM on reset David Gibson
2019-12-17 4:42 ` [PULL 57/88] xics: Don't deassert outputs David Gibson
2019-12-17 4:42 ` [PULL 58/88] ppc: Don't use CPUPPCState::irq_input_state with modern Book3s CPU models David Gibson
2019-12-17 4:42 ` [PULL 59/88] ppc: Ignore the CPU_INTERRUPT_EXITTB interrupt with KVM David Gibson
2019-12-17 4:42 ` [PULL 60/88] ppc: Make PPCVirtualHypervisor an incomplete type David Gibson
2019-12-17 4:42 ` [PULL 61/88] target/ppc: Add POWER10 DD1.0 model information David Gibson
2019-12-17 4:42 ` [PULL 62/88] ppc/pnv: Introduce a POWER10 PnvChip and a powernv10 machine David Gibson
2019-12-17 4:42 ` [PULL 63/88] ppc/psi: cleanup definitions David Gibson
2019-12-17 4:42 ` [PULL 64/88] ppc/pnv: add a PSI bridge model for POWER10 David Gibson
2019-12-17 4:42 ` [PULL 65/88] ppc/pnv: add a LPC Controller " David Gibson
2019-12-17 4:43 ` [PULL 66/88] target/ppc: Implement the VTB for HV access David Gibson
2019-12-17 4:43 ` [PULL 67/88] target/ppc: Work [S]PURR implementation and add HV support David Gibson
2019-12-17 4:43 ` [PULL 68/88] target/ppc: Add SPR ASDR David Gibson
2019-12-17 4:43 ` [PULL 69/88] target/ppc: Add SPR TBU40 David Gibson
2019-12-17 4:43 ` [PULL 70/88] ppc/pnv: Loop on the whole hierarchy to populate the DT with the XSCOM nodes David Gibson
2019-12-17 4:43 ` [PULL 71/88] ppc/pnv: populate the DT with realized XSCOM devices David Gibson
2019-12-17 4:43 ` [PULL 72/88] ppc/pnv: Make PnvXScomInterface an incomplete type David Gibson
2019-12-17 4:43 ` [PULL 73/88] ppc/pnv: Introduce PBA registers David Gibson
2019-12-17 4:43 ` [PULL 74/88] ppc/pnv: Fix OCC common area region mapping David Gibson
2019-12-17 4:43 ` [PULL 75/88] ppc: Drop useless extern annotation for functions David Gibson
2019-12-17 4:43 ` [PULL 76/88] ppc/pnv: Introduce PnvPsiClass::compat David Gibson
2019-12-17 4:43 ` [PULL 77/88] ppc/pnv: Drop PnvPsiClass::chip_type David Gibson
2019-12-17 4:43 ` [PULL 78/88] ppc/pnv: Introduce PnvMachineClass and PnvMachineClass::compat David Gibson
2019-12-17 4:43 ` [PULL 79/88] ppc/pnv: Introduce PnvMachineClass::dt_power_mgt() David Gibson
2019-12-17 4:43 ` [PULL 80/88] ppc/pnv: Drop pnv_is_power9() and pnv_is_power10() helpers David Gibson
2019-12-17 4:43 ` [PULL 81/88] ppc/pnv: Introduce PnvChipClass::intc_print_info() method David Gibson
2019-12-17 4:43 ` [PULL 82/88] ppc/pnv: Introduce PnvChipClass::xscom_core_base() method David Gibson
2019-12-17 4:43 ` [PULL 83/88] ppc/pnv: Pass XSCOM base address and address size to pnv_dt_xscom() David Gibson
2019-12-17 4:43 ` [PULL 84/88] ppc/pnv: Pass content of the "compatible" property " David Gibson
2019-12-17 4:43 ` [PULL 85/88] ppc/pnv: Drop pnv_chip_is_power9() and pnv_chip_is_power10() helpers David Gibson
2019-12-17 4:43 ` [PULL 86/88] ppc/pnv: Introduce PnvChipClass::xscom_pcba() method David Gibson
2019-12-17 4:43 ` [PULL 87/88] ppc/pnv: Drop PnvChipClass::type David Gibson
2019-12-17 4:43 ` [PULL 88/88] pseries: Update SLOF firmware image David Gibson
2019-12-17 14:32 ` [PULL 00/88] ppc-for-5.0 queue 20191217 Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20191217044322.351838-1-david@gibson.dropbear.id.au \
--to=david@gibson.dropbear.id.au \
--cc=aik@ozlabs.ru \
--cc=clg@kaod.org \
--cc=groug@kaod.org \
--cc=lvivier@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).