From: David Gibson <david@gibson.dropbear.id.au>
To: "Cédric Le Goater" <clg@kaod.org>
Cc: qemu-ppc@nongnu.org, Oliver O'Halloran <oohall@gmail.com>,
qemu-devel@nongnu.org, Nicholas Piggin <npiggin@gmail.com>
Subject: Re: [PATCH 0/2] ppc/pnv: Add models for PHB4 and PHB3 PCIe Host bridges
Date: Wed, 29 Jan 2020 17:31:03 +1100 [thread overview]
Message-ID: <20200129063103.GB42099@umbus.fritz.box> (raw)
In-Reply-To: <20200127144506.11132-1-clg@kaod.org>
[-- Attachment #1: Type: text/plain, Size: 3459 bytes --]
On Mon, Jan 27, 2020 at 03:45:04PM +0100, Cédric Le Goater wrote:
> Hello,
>
> These are models for the PCIe Host Bridges, PHB3 and PHB4, as found on
> POWER8 and POWER9 processors. It includes the PowerBus logic interface
> (PBCQ), IOMMU support, a single PCIe Gen.3/4 Root Complex, and support
> for MSI and LSI interrupt sources as found on each system depending on
> the interrupt controller: XICS or XIVE.
>
> No default device layout is provided and PCI devices can be added on
> any of the available PCIe Root Port (pcie.0 .. 2) with address 0x0 as
> the firwware (skiboot) only accepts a single device per root port. To
> run a simple system with a network and a storage adapters, use a
> command line options such as :
>
> -device e1000e,netdev=net0,mac=C0:FF:EE:00:00:02,bus=pcie.0,addr=0x0
> -netdev bridge,id=net0,helper=/usr/libexec/qemu-bridge-helper,br=virbr0,id=hostnet0
>
> -device megasas,id=scsi0,bus=pcie.1,addr=0x0
> -drive file=$disk,if=none,id=drive-scsi0-0-0-0,format=qcow2,cache=none
> -device scsi-hd,bus=scsi0.0,channel=0,scsi-id=0,lun=0,drive=drive-scsi0-0-0-0,id=scsi0-0-0-0,bootindex=2
>
> If more are needed, include a bridge.
>
> Multi chip is supported, each chip adding its set of PHB controllers
> and its PCI busses. The model doesn't emulate the EEH error handling
> and cold plugging PHB devices still needs some work.
>
> XICS requires some adjustment to support the PHB3 MSI. The changes are
> provided in the PHB3 model but they could be decoupled in prereq
> patches.
Applied to ppc-for-5.0, thanks.
>
> Thanks,
>
> C.
>
> Benjamin Herrenschmidt (1):
> ppc/pnv: Add models for POWER9 PHB4 PCIe Host bridge
>
> Cédric Le Goater (1):
> ppc/pnv: Add models for POWER8 PHB3 PCIe Host bridge
>
> include/hw/pci-host/pnv_phb3.h | 164 +++
> include/hw/pci-host/pnv_phb3_regs.h | 450 +++++++++
> include/hw/pci-host/pnv_phb4.h | 230 +++++
> include/hw/pci-host/pnv_phb4_regs.h | 553 ++++++++++
> include/hw/pci/pcie_port.h | 1 +
> include/hw/ppc/pnv.h | 11 +
> include/hw/ppc/pnv_xscom.h | 20 +
> include/hw/ppc/xics.h | 5 +
> hw/intc/xics.c | 14 +-
> hw/pci-host/pnv_phb3.c | 1195 ++++++++++++++++++++++
> hw/pci-host/pnv_phb3_msi.c | 349 +++++++
> hw/pci-host/pnv_phb3_pbcq.c | 357 +++++++
> hw/pci-host/pnv_phb4.c | 1438 +++++++++++++++++++++++++++
> hw/pci-host/pnv_phb4_pec.c | 593 +++++++++++
> hw/ppc/pnv.c | 176 +++-
> hw/pci-host/Makefile.objs | 2 +
> hw/ppc/Kconfig | 2 +
> 17 files changed, 5557 insertions(+), 3 deletions(-)
> create mode 100644 include/hw/pci-host/pnv_phb3.h
> create mode 100644 include/hw/pci-host/pnv_phb3_regs.h
> create mode 100644 include/hw/pci-host/pnv_phb4.h
> create mode 100644 include/hw/pci-host/pnv_phb4_regs.h
> create mode 100644 hw/pci-host/pnv_phb3.c
> create mode 100644 hw/pci-host/pnv_phb3_msi.c
> create mode 100644 hw/pci-host/pnv_phb3_pbcq.c
> create mode 100644 hw/pci-host/pnv_phb4.c
> create mode 100644 hw/pci-host/pnv_phb4_pec.c
>
--
David Gibson | I'll have my music baroque, and my code
david AT gibson.dropbear.id.au | minimalist, thank you. NOT _the_ _other_
| _way_ _around_!
http://www.ozlabs.org/~dgibson
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
next prev parent reply other threads:[~2020-01-29 6:32 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-27 14:45 [PATCH 0/2] ppc/pnv: Add models for PHB4 and PHB3 PCIe Host bridges Cédric Le Goater
2020-01-27 14:45 ` [PATCH 1/2] ppc/pnv: Add models for POWER9 PHB4 PCIe Host bridge Cédric Le Goater
2020-01-29 3:09 ` David Gibson
2020-01-29 3:54 ` Oliver O'Halloran
2020-01-29 6:16 ` David Gibson
2020-01-27 14:45 ` [PATCH 2/2] ppc/pnv: Add models for POWER8 PHB3 " Cédric Le Goater
2020-01-29 6:31 ` David Gibson [this message]
2020-01-29 13:15 ` [PATCH 0/2] ppc/pnv: Add models for PHB4 and PHB3 PCIe Host bridges Cédric Le Goater
2020-01-29 22:14 ` David Gibson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200129063103.GB42099@umbus.fritz.box \
--to=david@gibson.dropbear.id.au \
--cc=clg@kaod.org \
--cc=npiggin@gmail.com \
--cc=oohall@gmail.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).