From: David Gibson <david@gibson.dropbear.id.au>
To: groug@kaod.org, philmd@redhat.com, qemu-devel@nongnu.org, clg@kaod.org
Cc: lvivier@redhat.com, paulus@samba.org,
Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>,
qemu-ppc@nongnu.org, aik@ozlabs.ru
Subject: Re: [PATCH v3 00/12] target/ppc: Correct some errors with real mode handling
Date: Wed, 19 Feb 2020 13:11:55 +1100 [thread overview]
Message-ID: <20200219021155.GH1764@umbus.fritz.box> (raw)
In-Reply-To: <20200219005414.15635-1-david@gibson.dropbear.id.au>
[-- Attachment #1: Type: text/plain, Size: 1938 bytes --]
On Wed, Feb 19, 2020 at 11:54:02AM +1100, David Gibson wrote:
> POWER "book S" (server class) cpus have a concept of "real mode" where
> MMU translation is disabled... sort of. In fact this can mean a bunch
> of slightly different things when hypervisor mode and other
> considerations are present.
>
> We had some errors in edge cases here, so clean some things up and
> correct them.
Duh. Forgot to run checkpatch, new version coming shortly.
>
> Changes since v2:
> * Removed 32-bit hypervisor stubs more completely
> * Minor polish based on review comments
> Changes since RFCv1:
> * Add a number of extra patches taking advantage of the initial
> cleanups
>
> David Gibson (12):
> ppc: Remove stub support for 32-bit hypervisor mode
> ppc: Remove stub of PPC970 HID4 implementation
> target/ppc: Correct handling of real mode accesses with vhyp on hash
> MMU
> target/ppc: Introduce ppc_hash64_use_vrma() helper
> spapr, ppc: Remove VPM0/RMLS hacks for POWER9
> target/ppc: Remove RMOR register from POWER9 & POWER10
> target/ppc: Use class fields to simplify LPCR masking
> target/ppc: Streamline calculation of RMA limit from LPCR[RMLS]
> target/ppc: Correct RMLS table
> target/ppc: Only calculate RMLS derived RMA limit on demand
> target/ppc: Streamline construction of VRMA SLB entry
> target/ppc: Don't store VRMA SLBE persistently
>
> hw/ppc/spapr_cpu_core.c | 6 +-
> target/ppc/cpu-qom.h | 1 +
> target/ppc/cpu.h | 25 +--
> target/ppc/mmu-hash64.c | 329 ++++++++++++--------------------
> target/ppc/translate_init.inc.c | 60 ++++--
> 5 files changed, 175 insertions(+), 246 deletions(-)
>
--
David Gibson | I'll have my music baroque, and my code
david AT gibson.dropbear.id.au | minimalist, thank you. NOT _the_ _other_
| _way_ _around_!
http://www.ozlabs.org/~dgibson
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
prev parent reply other threads:[~2020-02-19 2:14 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-02-19 0:54 [PATCH v3 00/12] target/ppc: Correct some errors with real mode handling David Gibson
2020-02-19 0:54 ` [PATCH v3 01/12] ppc: Remove stub support for 32-bit hypervisor mode David Gibson
2020-02-19 14:15 ` Fabiano Rosas
2020-02-19 0:54 ` [PATCH v3 02/12] ppc: Remove stub of PPC970 HID4 implementation David Gibson
2020-02-19 11:18 ` BALATON Zoltan
2020-02-20 0:36 ` David Gibson
2020-02-19 0:54 ` [PATCH v3 03/12] target/ppc: Correct handling of real mode accesses with vhyp on hash MMU David Gibson
2020-02-19 0:54 ` [PATCH v3 04/12] target/ppc: Introduce ppc_hash64_use_vrma() helper David Gibson
2020-02-19 14:06 ` Fabiano Rosas
2020-02-20 2:41 ` Paul Mackerras
2020-02-20 3:10 ` David Gibson
2020-02-19 0:54 ` [PATCH v3 05/12] spapr, ppc: Remove VPM0/RMLS hacks for POWER9 David Gibson
2020-02-19 0:54 ` [PATCH v3 06/12] target/ppc: Remove RMOR register from POWER9 & POWER10 David Gibson
2020-02-19 0:54 ` [PATCH v3 07/12] target/ppc: Use class fields to simplify LPCR masking David Gibson
2020-02-19 0:54 ` [PATCH v3 08/12] target/ppc: Streamline calculation of RMA limit from LPCR[RMLS] David Gibson
2020-02-19 0:54 ` [PATCH v3 09/12] target/ppc: Correct RMLS table David Gibson
2020-02-19 0:54 ` [PATCH v3 10/12] target/ppc: Only calculate RMLS derived RMA limit on demand David Gibson
2020-02-19 0:54 ` [PATCH v3 11/12] target/ppc: Streamline construction of VRMA SLB entry David Gibson
2020-02-19 14:34 ` Fabiano Rosas
2020-02-20 3:13 ` David Gibson
2020-02-19 0:54 ` [PATCH v3 12/12] target/ppc: Don't store VRMA SLBE persistently David Gibson
2020-02-19 1:21 ` [PATCH v3 00/12] target/ppc: Correct some errors with real mode handling no-reply
2020-02-19 2:11 ` David Gibson [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200219021155.GH1764@umbus.fritz.box \
--to=david@gibson.dropbear.id.au \
--cc=aik@ozlabs.ru \
--cc=clg@kaod.org \
--cc=groug@kaod.org \
--cc=lvivier@redhat.com \
--cc=mark.cave-ayland@ilande.co.uk \
--cc=paulus@samba.org \
--cc=philmd@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).