From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.9 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PULL_REQUEST, MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C8D2AC35646 for ; Fri, 21 Feb 2020 13:08:52 +0000 (UTC) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 97C3F2073A for ; Fri, 21 Feb 2020 13:08:52 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="IVAzbqvg" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 97C3F2073A Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linaro.org Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Received: from localhost ([::1]:57058 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1j5831-0008Er-NJ for qemu-devel@archiver.kernel.org; Fri, 21 Feb 2020 08:08:51 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:56386) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1j581y-0006Tf-Uj for qemu-devel@nongnu.org; Fri, 21 Feb 2020 08:07:48 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1j581x-0002RU-0o for qemu-devel@nongnu.org; Fri, 21 Feb 2020 08:07:46 -0500 Received: from mail-wm1-x32c.google.com ([2a00:1450:4864:20::32c]:53628) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1j581w-0002Qp-Ng for qemu-devel@nongnu.org; Fri, 21 Feb 2020 08:07:44 -0500 Received: by mail-wm1-x32c.google.com with SMTP id s10so1729475wmh.3 for ; Fri, 21 Feb 2020 05:07:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=uak+wgbrDrO5b+AF4G+eImQuRv3ZApWhUwS034srXT4=; b=IVAzbqvgnymki1tZlrYXIP5WorQUtSKwUNgklI3PVFMg1n6JYKJwBdSssTowDBVP0w Mf64uBUh6Ioq0hssdMCxlbwsOzFwp9L3PFvB8crTdMVq1xa3JXWsB7OBAGx8rhTcR6dO 8WWzOtaY3IjfbHE8/VIodWGEsGlpGa2dy25InJnVO5hufBIRvUJGAvgaksR8bTHwwDN/ ZMLG1rCFrCZhOGFWvBpV7FxusT5bhVpSb9TbwcGdiuh/NrTTsOl+oi15QZmZ3VurYm+L UWPuww0ZdeF5YSODlpo5A1pHUzm8ZXM863JGESW8olobOupN1uR/ReA+1sQj5Hj+pde8 Am6g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=uak+wgbrDrO5b+AF4G+eImQuRv3ZApWhUwS034srXT4=; b=hUwY8Mn72Fo+mSt5Vptx1qYDBAl0COjVGj/uc/eDNPmitty75bojoVzAfnVqA/G8xw 6HJHFOYk0rRhLRhbzq6c4fvhlOiU3vMadSFHfM7PqMFPZzE5D3g8sHHeKQWOEx0Lcgp1 XV6QDH7hXsi7oBbTY0I4QabB72ZebHTfIwneGtZvqhzolXS0sSbl0/r67zyReTNkZcMe aMKvLrf15btA2l2TyoXL+Yd+zctWBWRhYyf/vxJMk8E6pFfWzMCvQckPROvl/cT3lbkS 1fLEEOwhGz2x+SkkKqWf8QsK5hSvL+evjfsUIXhZQC1amKWAE5OhG/flJyvQeV5d9v/l SkKg== X-Gm-Message-State: APjAAAUs/J/o8d2pj6KEX7VS4sM5lb4+f/S56qSVJcLXepiBSPzi4HBu qqEXf43qEfHGJUzWKYOqR3xRQFZk5itMIA== X-Google-Smtp-Source: APXvYqyi0+e+WEseyZuJSkfbVnKExsYYRYmY2yMHx6vat1EAk4M6Bls7ZIz8XzjsDVtWswiZ/4ygHg== X-Received: by 2002:a7b:cf39:: with SMTP id m25mr3798988wmg.146.1582290462756; Fri, 21 Feb 2020 05:07:42 -0800 (PST) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id p15sm3598892wma.40.2020.02.21.05.07.41 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Feb 2020 05:07:42 -0800 (PST) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 00/52] target-arm queue Date: Fri, 21 Feb 2020 13:06:48 +0000 Message-Id: <20200221130740.7583-1-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::32c X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: "Qemu-devel" Big pullreq this week, though none of the new features are particularly earthshaking. Most of the bulk is from code cleanup patches from me or rth. thanks -- PMM The following changes since commit b651b80822fa8cb66ca30087ac7fbc75507ae5d2: Merge remote-tracking branch 'remotes/vivier2/tags/linux-user-for-5.0-pull-request' into staging (2020-02-20 17:35:42 +0000) are available in the Git repository at: https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20200221 for you to fetch changes up to 270a679b3f950d7c4c600f324aab8bff292d0971: target/arm: Add missing checks for fpsp_v2 (2020-02-21 12:54:25 +0000) ---------------------------------------------------------------- target-arm queue: * aspeed/scu: Implement chip ID register * hw/misc/iotkit-secctl: Fix writing to 'PPC Interrupt Clear' register * mainstone: Make providing flash images non-mandatory * z2: Make providing flash images non-mandatory * Fix failures to flush SVE high bits after AdvSIMD INS/ZIP/UZP/TRN/TBL/TBX/EXT * Minor performance improvement: spend less time recalculating hflags values * Code cleanup to isar_feature function tests * Implement ARMv8.1-PMU and ARMv8.4-PMU extensions * Bugfix: correct handling of PMCR_EL0.LC bit * Bugfix: correct definition of PMCRDP * Correctly implement ACTLR2, HACTLR2 * allwinner: Wire up USB ports * Vectorize emulation of USHL, SSHL, PMUL* * xilinx_spips: Correct the number of dummy cycles for the FAST_READ_4 cmd * sh4: Fix PCI ISA IO memory subregion * Code cleanup to use more isar_feature tests and fewer ARM_FEATURE_* tests ---------------------------------------------------------------- Francisco Iglesias (1): xilinx_spips: Correct the number of dummy cycles for the FAST_READ_4 cmd Guenter Roeck (6): mainstone: Make providing flash images non-mandatory z2: Make providing flash images non-mandatory hw: usb: hcd-ohci: Move OHCISysBusState and TYPE_SYSBUS_OHCI to include file hcd-ehci: Introduce "companion-enable" sysbus property arm: allwinner: Wire up USB ports sh4: Fix PCI ISA IO memory subregion Joel Stanley (2): aspeed/scu: Create separate write callbacks aspeed/scu: Implement chip ID register Peter Maydell (21): target/arm: Add _aa32_ to isar_feature functions testing 32-bit ID registers target/arm: Check aa32_pan in take_aarch32_exception(), not aa64_pan target/arm: Add isar_feature_any_fp16 and document naming/usage conventions target/arm: Define and use any_predinv isar_feature test target/arm: Factor out PMU register definitions target/arm: Add and use FIELD definitions for ID_AA64DFR0_EL1 target/arm: Use FIELD macros for clearing ID_DFR0 PERFMON field target/arm: Define an aa32_pmu_8_1 isar feature test function target/arm: Add _aa64_ and _any_ versions of pmu_8_1 isar checks target/arm: Stop assuming DBGDIDR always exists target/arm: Move DBGDIDR into ARMISARegisters target/arm: Read debug-related ID registers from KVM target/arm: Implement ARMv8.1-PMU extension target/arm: Implement ARMv8.4-PMU extension target/arm: Provide ARMv8.4-PMU in '-cpu max' target/arm: Correct definition of PMCRDP target/arm: Correct handling of PMCR_EL0.LC bit target/arm: Test correct register in aa32_pan and aa32_ats1e1 checks target/arm: Use isar_feature function for testing AA32HPD feature target/arm: Use FIELD_EX32 for testing 32-bit fields target/arm: Correctly implement ACTLR2, HACTLR2 Philippe Mathieu-Daudé (1): hw/misc/iotkit-secctl: Fix writing to 'PPC Interrupt Clear' register Richard Henderson (21): target/arm: Flush high bits of sve register after AdvSIMD EXT target/arm: Flush high bits of sve register after AdvSIMD TBL/TBX target/arm: Flush high bits of sve register after AdvSIMD ZIP/UZP/TRN target/arm: Flush high bits of sve register after AdvSIMD INS target/arm: Use bit 55 explicitly for pauth target/arm: Fix select for aa64_va_parameters_both target/arm: Remove ttbr1_valid check from get_phys_addr_lpae target/arm: Split out aa64_va_parameter_tbi, aa64_va_parameter_tbid target/arm: Vectorize USHL and SSHL target/arm: Convert PMUL.8 to gvec target/arm: Convert PMULL.64 to gvec target/arm: Convert PMULL.8 to gvec target/arm: Rename isar_feature_aa32_simd_r32 target/arm: Use isar_feature_aa32_simd_r32 more places target/arm: Set MVFR0.FPSP for ARMv5 cpus target/arm: Add isar_feature_aa32_simd_r16 target/arm: Rename isar_feature_aa32_fpdp_v2 target/arm: Add isar_feature_aa32_{fpsp_v2, fpsp_v3, fpdp_v3} target/arm: Perform fpdp_v2 check first target/arm: Replace ARM_FEATURE_VFP3 checks with fp{sp, dp}_v3 target/arm: Add missing checks for fpsp_v2 hw/usb/hcd-ohci.h | 16 ++ include/hw/arm/allwinner-a10.h | 6 + target/arm/cpu.h | 173 ++++++++++++--- target/arm/helper-sve.h | 2 + target/arm/helper.h | 21 +- target/arm/internals.h | 47 +++- target/arm/translate.h | 6 + hw/arm/allwinner-a10.c | 43 ++++ hw/arm/mainstone.c | 11 +- hw/arm/z2.c | 6 - hw/intc/armv7m_nvic.c | 30 +-- hw/misc/aspeed_scu.c | 93 ++++++-- hw/misc/iotkit-secctl.c | 2 +- hw/sh4/sh_pci.c | 11 +- hw/ssi/xilinx_spips.c | 2 +- hw/usb/hcd-ehci-sysbus.c | 2 + hw/usb/hcd-ohci.c | 15 -- linux-user/arm/signal.c | 4 +- linux-user/elfload.c | 4 +- target/arm/arch_dump.c | 11 +- target/arm/cpu.c | 175 +++++++-------- target/arm/cpu64.c | 58 +++-- target/arm/debug_helper.c | 6 +- target/arm/helper.c | 472 +++++++++++++++++++++++------------------ target/arm/kvm32.c | 25 +++ target/arm/kvm64.c | 46 ++++ target/arm/m_helper.c | 11 +- target/arm/machine.c | 3 +- target/arm/neon_helper.c | 117 ---------- target/arm/pauth_helper.c | 3 +- target/arm/translate-a64.c | 92 ++++---- target/arm/translate-vfp.inc.c | 263 ++++++++++++++--------- target/arm/translate.c | 356 ++++++++++++++++++++++++++----- target/arm/vec_helper.c | 211 ++++++++++++++++++ target/arm/vfp_helper.c | 2 +- 35 files changed, 1564 insertions(+), 781 deletions(-)