qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Chenyi Qiang <chenyi.qiang@intel.com>
To: Paolo Bonzini <pbonzini@redhat.com>, Richard Henderson <rth@twiddle.net>
Cc: Xiaoyao Li <xiaoyao.li@intel.com>, qemu-devel@nongnu.org
Subject: [PATCH 2/3] target/i386: add two missing features for Icelake-Server CPU model
Date: Thu, 27 Feb 2020 17:08:07 +0800	[thread overview]
Message-ID: <20200227090808.17686-3-chenyi.qiang@intel.com> (raw)
In-Reply-To: <20200227090808.17686-1-chenyi.qiang@intel.com>

Add the SHA_NI and AVX512IFMA feature bits in FEAT_7_0_EBX.

Reviewed-by: Xiaoyao Li <xiaoyao.li@intel.com>
Signed-off-by: Chenyi Qiang <chenyi.qiang@intel.com>
---
 target/i386/cpu.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/target/i386/cpu.c b/target/i386/cpu.c
index 4e105029ca..c0be0f83b4 100644
--- a/target/i386/cpu.c
+++ b/target/i386/cpu.c
@@ -3419,7 +3419,8 @@ static X86CPUDefinition builtin_x86_defs[] = {
             CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_CLWB |
             CPUID_7_0_EBX_AVX512F | CPUID_7_0_EBX_AVX512DQ |
             CPUID_7_0_EBX_AVX512BW | CPUID_7_0_EBX_AVX512CD |
-            CPUID_7_0_EBX_AVX512VL | CPUID_7_0_EBX_CLFLUSHOPT,
+            CPUID_7_0_EBX_AVX512VL | CPUID_7_0_EBX_CLFLUSHOPT |
+            CPUID_7_0_EBX_SHA_NI | CPUID_7_0_EBX_AVX512IFMA,
         .features[FEAT_7_0_ECX] =
             CPUID_7_0_ECX_AVX512_VBMI | CPUID_7_0_ECX_UMIP | CPUID_7_0_ECX_PKU |
             CPUID_7_0_ECX_AVX512_VBMI2 | CPUID_7_0_ECX_GFNI |
-- 
2.17.1



  parent reply	other threads:[~2020-02-27  9:09 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-02-27  9:08 [PATCH 0/3] Fix Skylake, Cascadelake and Icelake Server CPU models Chenyi Qiang
2020-02-27  9:08 ` [PATCH 1/3] target/i386: add missing vmx features for several " Chenyi Qiang
2020-02-27  9:08 ` Chenyi Qiang [this message]
2020-02-27  9:08 ` [PATCH 3/3] target/i386: modify Icelake-Client and Icelake-Server CPU model number Chenyi Qiang
2020-02-27  9:48   ` Jack Wang
2020-02-28  0:30     ` Chenyi Qiang
2020-03-18  8:02 ` [PATCH 0/3] Fix Skylake, Cascadelake and Icelake Server CPU models Chenyi Qiang
2020-03-27  7:45   ` Chenyi Qiang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20200227090808.17686-3-chenyi.qiang@intel.com \
    --to=chenyi.qiang@intel.com \
    --cc=pbonzini@redhat.com \
    --cc=qemu-devel@nongnu.org \
    --cc=rth@twiddle.net \
    --cc=xiaoyao.li@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).