From: David Gibson <david@gibson.dropbear.id.au>
To: "Cédric Le Goater" <clg@kaod.org>
Cc: qemu-devel@nongnu.org, qemu-ppc@nongnu.org,
Greg Kurz <groug@kaod.org>,
Gustavo Romero <gromero@linux.ibm.com>
Subject: Re: [PATCH 1/8] spapr/xive: Add a 'hv-prio' property to represent the KVM escalation priority
Date: Thu, 20 Aug 2020 10:58:11 +1000 [thread overview]
Message-ID: <20200820005811.GD271315@yekko.fritz.box> (raw)
In-Reply-To: <20200819130843.2230799-2-clg@kaod.org>
[-- Attachment #1: Type: text/plain, Size: 5430 bytes --]
On Wed, Aug 19, 2020 at 03:08:36PM +0200, Cédric Le Goater wrote:
> On POWER9, the KVM XIVE device uses priority 7 for the escalation
> interrupts. On POWER10, the host can use a reduced set of priorities
> and KVM will configure the escalation priority to a lower number. In
> any case, the guest is allowed to use priorities in a single range :
>
> [ 0 .. (maxprio - 1) ].
>
> Introduce a 'hv-prio' property to represent the escalation priority
> number and use it to compute the "ibm,plat-res-int-priorities"
> property defining the priority ranges reserved by the hypervisor.
>
> Signed-off-by: Cédric Le Goater <clg@kaod.org>
Applied to ppc-for-5.2.
> ---
> include/hw/ppc/spapr_xive.h | 2 ++
> hw/intc/spapr_xive.c | 33 ++++++++++++++-------------------
> 2 files changed, 16 insertions(+), 19 deletions(-)
>
> diff --git a/include/hw/ppc/spapr_xive.h b/include/hw/ppc/spapr_xive.h
> index 0ffbe0be0280..1dddcbcb9cdd 100644
> --- a/include/hw/ppc/spapr_xive.h
> +++ b/include/hw/ppc/spapr_xive.h
> @@ -49,6 +49,8 @@ typedef struct SpaprXive {
> void *tm_mmap;
> MemoryRegion tm_mmio_kvm;
> VMChangeStateEntry *change;
> +
> + uint8_t hv_prio;
> } SpaprXive;
>
> typedef struct SpaprXiveClass {
> diff --git a/hw/intc/spapr_xive.c b/hw/intc/spapr_xive.c
> index 4bd0d606ba17..1fa09f287ac0 100644
> --- a/hw/intc/spapr_xive.c
> +++ b/hw/intc/spapr_xive.c
> @@ -595,6 +595,7 @@ static Property spapr_xive_properties[] = {
> DEFINE_PROP_UINT32("nr-ends", SpaprXive, nr_ends, 0),
> DEFINE_PROP_UINT64("vc-base", SpaprXive, vc_base, SPAPR_XIVE_VC_BASE),
> DEFINE_PROP_UINT64("tm-base", SpaprXive, tm_base, SPAPR_XIVE_TM_BASE),
> + DEFINE_PROP_UINT8("hv-prio", SpaprXive, hv_prio, 7),
> DEFINE_PROP_END_OF_LIST(),
> };
>
> @@ -692,12 +693,13 @@ static void spapr_xive_dt(SpaprInterruptController *intc, uint32_t nr_servers,
> cpu_to_be32(16), /* 64K */
> };
> /*
> - * The following array is in sync with the reserved priorities
> - * defined by the 'spapr_xive_priority_is_reserved' routine.
> + * QEMU/KVM only needs to define a single range to reserve the
> + * escalation priority. A priority bitmask would have been more
> + * appropriate.
> */
> uint32_t plat_res_int_priorities[] = {
> - cpu_to_be32(7), /* start */
> - cpu_to_be32(0xf8), /* count */
> + cpu_to_be32(xive->hv_prio), /* start */
> + cpu_to_be32(0xff - xive->hv_prio), /* count */
> };
>
> /* Thread Interrupt Management Area : User (ring 3) and OS (ring 2) */
> @@ -844,19 +846,12 @@ type_init(spapr_xive_register_types)
> */
>
> /*
> - * Linux hosts under OPAL reserve priority 7 for their own escalation
> - * interrupts (DD2.X POWER9). So we only allow the guest to use
> - * priorities [0..6].
> + * On POWER9, the KVM XIVE device uses priority 7 for the escalation
> + * interrupts. So we only allow the guest to use priorities [0..6].
> */
> -static bool spapr_xive_priority_is_reserved(uint8_t priority)
> +static bool spapr_xive_priority_is_reserved(SpaprXive *xive, uint8_t priority)
> {
> - switch (priority) {
> - case 0 ... 6:
> - return false;
> - case 7: /* OPAL escalation queue */
> - default:
> - return true;
> - }
> + return priority >= xive->hv_prio;
> }
>
> /*
> @@ -1053,7 +1048,7 @@ static target_ulong h_int_set_source_config(PowerPCCPU *cpu,
> new_eas.w = eas.w & cpu_to_be64(~EAS_MASKED);
> }
>
> - if (spapr_xive_priority_is_reserved(priority)) {
> + if (spapr_xive_priority_is_reserved(xive, priority)) {
> qemu_log_mask(LOG_GUEST_ERROR, "XIVE: priority " TARGET_FMT_ld
> " is reserved\n", priority);
> return H_P4;
> @@ -1212,7 +1207,7 @@ static target_ulong h_int_get_queue_info(PowerPCCPU *cpu,
> * This is not needed when running the emulation under QEMU
> */
>
> - if (spapr_xive_priority_is_reserved(priority)) {
> + if (spapr_xive_priority_is_reserved(xive, priority)) {
> qemu_log_mask(LOG_GUEST_ERROR, "XIVE: priority " TARGET_FMT_ld
> " is reserved\n", priority);
> return H_P3;
> @@ -1299,7 +1294,7 @@ static target_ulong h_int_set_queue_config(PowerPCCPU *cpu,
> * This is not needed when running the emulation under QEMU
> */
>
> - if (spapr_xive_priority_is_reserved(priority)) {
> + if (spapr_xive_priority_is_reserved(xive, priority)) {
> qemu_log_mask(LOG_GUEST_ERROR, "XIVE: priority " TARGET_FMT_ld
> " is reserved\n", priority);
> return H_P3;
> @@ -1466,7 +1461,7 @@ static target_ulong h_int_get_queue_config(PowerPCCPU *cpu,
> * This is not needed when running the emulation under QEMU
> */
>
> - if (spapr_xive_priority_is_reserved(priority)) {
> + if (spapr_xive_priority_is_reserved(xive, priority)) {
> qemu_log_mask(LOG_GUEST_ERROR, "XIVE: priority " TARGET_FMT_ld
> " is reserved\n", priority);
> return H_P3;
--
David Gibson | I'll have my music baroque, and my code
david AT gibson.dropbear.id.au | minimalist, thank you. NOT _the_ _other_
| _way_ _around_!
http://www.ozlabs.org/~dgibson
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
next prev parent reply other threads:[~2020-08-20 1:01 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-08-19 13:08 [PATCH 0/8] spapr/xive: Activate StoreEOI in P10 compat guests Cédric Le Goater
2020-08-19 13:08 ` [PATCH 1/8] spapr/xive: Add a 'hv-prio' property to represent the KVM escalation priority Cédric Le Goater
2020-08-20 0:58 ` David Gibson [this message]
2020-08-19 13:08 ` [PATCH 2/8] linux-headers: Update for KVM_DEV_XIVE_GRP_SOURCE_INFO Cédric Le Goater
2020-08-20 0:58 ` David Gibson
2020-08-20 6:49 ` Cédric Le Goater
2020-08-19 13:08 ` [PATCH 3/8] spapr/xive: Query the characteristics of a source in KVM Cédric Le Goater
2020-08-20 1:33 ` David Gibson
2020-08-20 6:58 ` Cédric Le Goater
2020-08-19 13:08 ` [PATCH 4/8] spapr/xive: Activate StoreEOI for POWER10 only Cédric Le Goater
2020-08-19 13:08 ` [PATCH 5/8] spapr/xive: Enforce the load-after-store ordering Cédric Le Goater
2020-08-19 13:08 ` [PATCH 6/8] spapr/xive: Activate StoreEOI by default Cédric Le Goater
2020-08-19 13:08 ` [PATCH 7/8] spapr/xive: Use the xics flag to check for XIVE-only IRQ backends Cédric Le Goater
2020-08-20 1:36 ` David Gibson
2020-08-20 6:59 ` Cédric Le Goater
2020-08-19 13:08 ` [PATCH 8/8] spapr/xive: Introduce a XIVE StoreEOI IRQ backend Cédric Le Goater
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200820005811.GD271315@yekko.fritz.box \
--to=david@gibson.dropbear.id.au \
--cc=clg@kaod.org \
--cc=gromero@linux.ibm.com \
--cc=groug@kaod.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).