From: "Michael S. Tsirkin" <mst@redhat.com>
To: Jiahui Cen <cenjiahui@huawei.com>
Cc: xieyingtai@huawei.com, Peter Maydell <peter.maydell@linaro.org>,
berrange@redhat.com, Eduardo Habkost <ehabkost@redhat.com>,
Laszlo Ersek <lersek@redhat.com>,
Richard Henderson <richard.henderson@linaro.org>,
qemu-devel@nongnu.org, Shannon Zhao <shannon.zhaosl@gmail.com>,
miaoyubo@huawei.com, Gerd Hoffmann <kraxel@redhat.com>,
Paolo Bonzini <pbonzini@redhat.com>,
Igor Mammedov <imammedo@redhat.com>,
philmd@redhat.com, wu.wubin@huawei.com
Subject: Re: [PATCH v10 0/9] pci_expander_brdige:acpi: Support pxb-pcie for ARM
Date: Wed, 2 Dec 2020 04:53:13 -0500 [thread overview]
Message-ID: <20201202045244-mutt-send-email-mst@kernel.org> (raw)
In-Reply-To: <20201119014841.7298-1-cenjiahui@huawei.com>
On Thu, Nov 19, 2020 at 09:48:32AM +0800, Jiahui Cen wrote:
> Changes with v9
> v9->v10:
> Refactor patch2 to drop useless macros and variables.
> Split patch2 into two patches.
I tagged this for after the release. To help make sure this is
not lost pls ping me after the release.
Thanks!
> Changes with v8
> v8->v9:
> Rebase to master
>
> Changes with v7
> v7->v8:
> Fix the error:no member named 'fw_cfg' in 'struct PCMachineState'
>
> Changes with v6
> v6->v7:
> Refactor fw_cfg_write_extra_pci_roots
> Add API PCI_GET_PCIE_HOST_STATE
> Fix typos
>
> Changes with v5
> v5->v6: stat crs_range_insert in aml_build.h
>
> Changes with v4
> v4->v5: Not using specific resources for PXB.
> Instead, the resources for pxb are composed of the bar space of the
> pci-bridge/pcie-root-port behined it and the config space of devices
> behind it.
>
> Only if the bios(uefi for arm) support multiple roots,
> configure space of devices behind pxbs could be obtained.
> The newest uefi work is updated for discussion by the following link:
> https://edk2.groups.io/g/devel/topic/78135572#67173
> [PATCH v2 0/4] Add extra pci roots support for Arm
>
> Currently pxb-pcie is not supported by arm,
> the reason for it is pxb-pcie is not described in DSDT table
> and only one main host bridge is described in acpi tables,
> which means it is not impossible to present different io numas
> for different devices.
>
> This series of patches make arm to support PXB-PCIE.
>
> Users can configure pxb-pcie with certain numa, Example command
> is:
>
> -device pxb-pcie,id=pci.7,bus_nr=128,numa_node=0,bus=pcie.0,addr=0x9
>
> Jiahui Cen (2):
> fw_cfg: Refactor extra pci roots addition
> hw/arm/virt: Write extra pci roots into fw_cfg
>
> Yubo Miao (7):
> acpi/gpex: Extract two APIs from acpi_dsdt_add_pci
> acpi: Extract crs build form acpi_build.c
> acpi/gpex: Build tables for pxb
> acpi: Align the size to 128k
> unit-test: The files changed.
> unit-test: Add testcase for pxb
> unit-test: Add the binary file and clear diff.h
>
> hw/acpi/aml-build.c | 285 +++++++++++++++++++
> hw/arm/virt-acpi-build.c | 31 ++-
> hw/arm/virt.c | 7 +-
> hw/i386/acpi-build.c | 293 --------------------
> hw/i386/pc.c | 18 +-
> hw/nvram/fw_cfg.c | 23 ++
> hw/pci-host/gpex-acpi.c | 166 +++++++----
> include/hw/acpi/aml-build.h | 22 ++
> include/hw/arm/virt.h | 1 +
> include/hw/nvram/fw_cfg.h | 9 +
> include/hw/pci-host/gpex.h | 1 +
> tests/data/acpi/virt/DSDT.pxb | Bin 0 -> 7802 bytes
> tests/qtest/bios-tables-test.c | 58 +++-
> 13 files changed, 545 insertions(+), 369 deletions(-)
> create mode 100644 tests/data/acpi/virt/DSDT.pxb
>
> --
> 2.28.0
next prev parent reply other threads:[~2020-12-02 11:03 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-19 1:48 [PATCH v10 0/9] pci_expander_brdige:acpi: Support pxb-pcie for ARM Jiahui Cen
2020-11-19 1:48 ` [PATCH v10 1/9] acpi/gpex: Extract two APIs from acpi_dsdt_add_pci Jiahui Cen
2020-11-19 1:48 ` [PATCH v10 2/9] fw_cfg: Refactor extra pci roots addition Jiahui Cen
2024-12-06 15:32 ` Philippe Mathieu-Daudé
2020-11-19 1:48 ` [PATCH v10 3/9] hw/arm/virt: Write extra pci roots into fw_cfg Jiahui Cen
2020-11-19 1:48 ` [PATCH v10 4/9] acpi: Extract crs build form acpi_build.c Jiahui Cen
2020-11-19 1:48 ` [PATCH v10 5/9] acpi/gpex: Build tables for pxb Jiahui Cen
2020-11-19 1:48 ` [PATCH v10 6/9] acpi: Align the size to 128k Jiahui Cen
2020-11-19 1:48 ` [PATCH v10 7/9] unit-test: The files changed Jiahui Cen
2020-11-19 1:48 ` [PATCH v10 8/9] unit-test: Add testcase for pxb Jiahui Cen
2020-11-19 1:48 ` [PATCH v10 9/9] unit-test: Add the binary file and clear diff.h Jiahui Cen
2020-12-02 9:53 ` Michael S. Tsirkin [this message]
2020-12-03 2:49 ` [PATCH v10 0/9] pci_expander_brdige:acpi: Support pxb-pcie for ARM Jiahui Cen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201202045244-mutt-send-email-mst@kernel.org \
--to=mst@redhat.com \
--cc=berrange@redhat.com \
--cc=cenjiahui@huawei.com \
--cc=ehabkost@redhat.com \
--cc=imammedo@redhat.com \
--cc=kraxel@redhat.com \
--cc=lersek@redhat.com \
--cc=miaoyubo@huawei.com \
--cc=pbonzini@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=philmd@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=shannon.zhaosl@gmail.com \
--cc=wu.wubin@huawei.com \
--cc=xieyingtai@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).