From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org
Subject: [PULL 00/46] tcg patch queue
Date: Fri, 5 Feb 2021 12:56:04 -1000 [thread overview]
Message-ID: <20210205225650.1330794-1-richard.henderson@linaro.org> (raw)
The following changes since commit d0dddab40e472ba62b5f43f11cc7dba085dabe71:
Merge remote-tracking branch 'remotes/mst/tags/for_upstream' into staging (2021-02-05 15:27:02 +0000)
are available in the Git repository at:
https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20210205
for you to fetch changes up to fb6916dd6ca8bb4b42d44baba9c67ecaf2279577:
accel: introduce AccelCPUClass extending CPUClass (2021-02-05 10:24:15 -1000)
----------------------------------------------------------------
TCGCPUOps cleanups (claudio)
tcg/s390 compare fix (phil)
tcg/aarch64 rotli_vec fix
tcg/tci cleanups and fixes
----------------------------------------------------------------
Claudio Fontana (13):
target/riscv: remove CONFIG_TCG, as it is always TCG
accel/tcg: split TCG-only code from cpu_exec_realizefn
target/arm: do not use cc->do_interrupt for KVM directly
cpu: move cc->do_interrupt to tcg_ops
cpu: move cc->transaction_failed to tcg_ops
cpu: move do_unaligned_access to tcg_ops
physmem: make watchpoint checking code TCG-only
cpu: move adjust_watchpoint_address to tcg_ops
cpu: move debug_check_watchpoint to tcg_ops
cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClass
accel: extend AccelState and AccelClass to user-mode
accel: replace struct CpusAccel with AccelOpsClass
accel: introduce AccelCPUClass extending CPUClass
Eduardo Habkost (5):
cpu: Introduce TCGCpuOperations struct
cpu: Move synchronize_from_tb() to tcg_ops
cpu: Move cpu_exec_* to tcg_ops
cpu: Move tlb_fill to tcg_ops
cpu: Move debug_excp_handler to tcg_ops
Philippe Mathieu-Daudé (2):
tcg/s390: Fix compare instruction from extended-immediate facility
exec/cpu-defs: Remove TCG backends dependency
Richard Henderson (24):
tcg/aarch64: Do not convert TCGArg to temps that are not temps
configure: Fix --enable-tcg-interpreter
tcg/tci: Make tci_tb_ptr thread-local
tcg/tci: Inline tci_write_reg32s into the only caller
tcg/tci: Inline tci_write_reg8 into its callers
tcg/tci: Inline tci_write_reg16 into the only caller
tcg/tci: Inline tci_write_reg32 into all callers
tcg/tci: Inline tci_write_reg64 into 64-bit callers
tcg/tci: Merge INDEX_op_ld8u_{i32,i64}
tcg/tci: Merge INDEX_op_ld8s_{i32,i64}
tcg/tci: Merge INDEX_op_ld16u_{i32,i64}
tcg/tci: Merge INDEX_op_ld16s_{i32,i64}
tcg/tci: Merge INDEX_op_{ld_i32,ld32u_i64}
tcg/tci: Merge INDEX_op_st8_{i32,i64}
tcg/tci: Merge INDEX_op_st16_{i32,i64}
tcg/tci: Move stack bounds check to compile-time
tcg/tci: Merge INDEX_op_{st_i32,st32_i64}
tcg/tci: Use g_assert_not_reached
tcg/tci: Remove dead code for TCG_TARGET_HAS_div2_*
tcg/tci: Implement 64-bit division
tcg/tci: Remove TODO as unused
tcg/tci: Restrict TCG_TARGET_NB_REGS to 16
tcg/tci: Fix TCG_REG_R4 misusage
tcg/tci: Remove TCG_CONST
Stefan Weil (2):
tcg/tci: Implement INDEX_op_ld16s_i32
tcg/tci: Implement INDEX_op_ld8s_i64
configure | 5 +-
accel/accel-softmmu.h | 15 +
accel/kvm/kvm-cpus.h | 2 -
.../{tcg-cpus-icount.h => tcg-accel-ops-icount.h} | 2 +
accel/tcg/tcg-accel-ops-mttcg.h | 19 +
accel/tcg/{tcg-cpus-rr.h => tcg-accel-ops-rr.h} | 0
accel/tcg/{tcg-cpus.h => tcg-accel-ops.h} | 6 +-
include/exec/cpu-all.h | 11 +-
include/exec/cpu-defs.h | 3 -
include/exec/exec-all.h | 2 +-
include/hw/boards.h | 2 +-
include/hw/core/accel-cpu.h | 38 ++
include/hw/core/cpu.h | 86 +---
include/hw/core/tcg-cpu-ops.h | 97 +++++
include/{sysemu => qemu}/accel.h | 16 +-
include/sysemu/accel-ops.h | 45 ++
include/sysemu/cpus.h | 26 +-
include/sysemu/hvf.h | 2 +-
include/sysemu/kvm.h | 2 +-
include/sysemu/kvm_int.h | 2 +-
target/arm/internals.h | 6 +
target/i386/hax/{hax-cpus.h => hax-accel-ops.h} | 2 -
target/i386/hax/hax-windows.h | 2 +-
target/i386/hvf/{hvf-cpus.h => hvf-accel-ops.h} | 2 -
target/i386/hvf/hvf-i386.h | 2 +-
target/i386/whpx/{whpx-cpus.h => whpx-accel-ops.h} | 2 -
tcg/tci/tcg-target-con-set.h | 6 +-
tcg/tci/tcg-target.h | 37 +-
accel/accel-common.c | 105 +++++
accel/{accel.c => accel-softmmu.c} | 61 ++-
accel/accel-user.c | 24 ++
accel/kvm/{kvm-cpus.c => kvm-accel-ops.c} | 28 +-
accel/kvm/kvm-all.c | 2 -
accel/qtest/qtest.c | 25 +-
accel/tcg/cpu-exec.c | 53 ++-
accel/tcg/cputlb.c | 34 +-
.../{tcg-cpus-icount.c => tcg-accel-ops-icount.c} | 21 +-
.../{tcg-cpus-mttcg.c => tcg-accel-ops-mttcg.c} | 14 +-
accel/tcg/{tcg-cpus-rr.c => tcg-accel-ops-rr.c} | 13 +-
accel/tcg/{tcg-cpus.c => tcg-accel-ops.c} | 47 +-
accel/tcg/tcg-all.c | 19 +-
accel/tcg/user-exec.c | 8 +-
accel/xen/xen-all.c | 26 +-
bsd-user/main.c | 11 +-
cpu.c | 66 +--
hw/core/cpu.c | 21 +-
hw/mips/jazz.c | 12 +-
linux-user/main.c | 7 +-
softmmu/cpus.c | 12 +-
softmmu/memory.c | 2 +-
softmmu/physmem.c | 149 ++++---
softmmu/qtest.c | 2 +-
softmmu/vl.c | 9 +-
target/alpha/cpu.c | 21 +-
target/arm/cpu.c | 45 +-
target/arm/cpu64.c | 4 +-
target/arm/cpu_tcg.c | 32 +-
target/arm/helper.c | 4 +
target/arm/kvm64.c | 6 +-
target/avr/cpu.c | 19 +-
target/avr/helper.c | 5 +-
target/cris/cpu.c | 43 +-
target/cris/helper.c | 5 +-
target/hppa/cpu.c | 24 +-
target/i386/hax/{hax-cpus.c => hax-accel-ops.c} | 33 +-
target/i386/hax/hax-all.c | 7 +-
target/i386/hax/hax-mem.c | 2 +-
target/i386/hax/hax-posix.c | 2 +-
target/i386/hax/hax-windows.c | 2 +-
target/i386/hvf/{hvf-cpus.c => hvf-accel-ops.c} | 29 +-
target/i386/hvf/hvf.c | 5 +-
target/i386/hvf/x86_task.c | 2 +-
target/i386/hvf/x86hvf.c | 2 +-
target/i386/tcg/tcg-cpu.c | 26 +-
target/i386/whpx/{whpx-cpus.c => whpx-accel-ops.c} | 33 +-
target/i386/whpx/whpx-all.c | 9 +-
target/lm32/cpu.c | 19 +-
target/m68k/cpu.c | 19 +-
target/microblaze/cpu.c | 25 +-
target/mips/cpu.c | 35 +-
target/moxie/cpu.c | 15 +-
target/nios2/cpu.c | 18 +-
target/openrisc/cpu.c | 17 +-
target/riscv/cpu.c | 26 +-
target/riscv/cpu_helper.c | 2 +-
target/rx/cpu.c | 20 +-
target/s390x/cpu.c | 33 +-
target/s390x/excp_helper.c | 2 +-
target/sh4/cpu.c | 21 +-
target/sparc/cpu.c | 25 +-
target/tilegx/cpu.c | 17 +-
target/tricore/cpu.c | 12 +-
target/unicore32/cpu.c | 17 +-
target/xtensa/cpu.c | 23 +-
target/xtensa/helper.c | 4 +-
tcg/tcg-common.c | 4 -
tcg/tci.c | 479 ++++++++-------------
target/ppc/translate_init.c.inc | 39 +-
tcg/aarch64/tcg-target.c.inc | 7 +-
tcg/s390/tcg-target.c.inc | 2 +-
tcg/tci/tcg-target.c.inc | 149 ++-----
MAINTAINERS | 7 +-
accel/kvm/meson.build | 2 +-
accel/meson.build | 4 +-
accel/tcg/meson.build | 10 +-
target/i386/hax/meson.build | 2 +-
target/i386/hvf/meson.build | 2 +-
target/i386/whpx/meson.build | 2 +-
108 files changed, 1565 insertions(+), 1065 deletions(-)
create mode 100644 accel/accel-softmmu.h
rename accel/tcg/{tcg-cpus-icount.h => tcg-accel-ops-icount.h} (88%)
create mode 100644 accel/tcg/tcg-accel-ops-mttcg.h
rename accel/tcg/{tcg-cpus-rr.h => tcg-accel-ops-rr.h} (100%)
rename accel/tcg/{tcg-cpus.h => tcg-accel-ops.h} (72%)
create mode 100644 include/hw/core/accel-cpu.h
create mode 100644 include/hw/core/tcg-cpu-ops.h
rename include/{sysemu => qemu}/accel.h (94%)
create mode 100644 include/sysemu/accel-ops.h
rename target/i386/hax/{hax-cpus.h => hax-accel-ops.h} (95%)
rename target/i386/hvf/{hvf-cpus.h => hvf-accel-ops.h} (94%)
rename target/i386/whpx/{whpx-cpus.h => whpx-accel-ops.h} (96%)
create mode 100644 accel/accel-common.c
rename accel/{accel.c => accel-softmmu.c} (64%)
create mode 100644 accel/accel-user.c
rename accel/kvm/{kvm-cpus.c => kvm-accel-ops.c} (72%)
rename accel/tcg/{tcg-cpus-icount.c => tcg-accel-ops-icount.c} (89%)
rename accel/tcg/{tcg-cpus-mttcg.c => tcg-accel-ops-mttcg.c} (92%)
rename accel/tcg/{tcg-cpus-rr.c => tcg-accel-ops-rr.c} (97%)
rename accel/tcg/{tcg-cpus.c => tcg-accel-ops.c} (63%)
rename target/i386/hax/{hax-cpus.c => hax-accel-ops.c} (69%)
rename target/i386/hvf/{hvf-cpus.c => hvf-accel-ops.c} (84%)
rename target/i386/whpx/{whpx-cpus.c => whpx-accel-ops.c} (71%)
next reply other threads:[~2021-02-05 22:58 UTC|newest]
Thread overview: 57+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-02-05 22:56 Richard Henderson [this message]
2021-02-05 22:56 ` [PULL 01/46] tcg/s390: Fix compare instruction from extended-immediate facility Richard Henderson
2021-02-05 22:56 ` [PULL 02/46] exec/cpu-defs: Remove TCG backends dependency Richard Henderson
2021-02-05 22:56 ` [PULL 03/46] tcg/aarch64: Do not convert TCGArg to temps that are not temps Richard Henderson
2021-02-05 22:56 ` [PULL 04/46] configure: Fix --enable-tcg-interpreter Richard Henderson
2021-02-05 22:56 ` [PULL 05/46] tcg/tci: Make tci_tb_ptr thread-local Richard Henderson
2021-02-05 22:56 ` [PULL 06/46] tcg/tci: Implement INDEX_op_ld16s_i32 Richard Henderson
2021-02-05 22:56 ` [PULL 07/46] tcg/tci: Implement INDEX_op_ld8s_i64 Richard Henderson
2021-02-05 22:56 ` [PULL 08/46] tcg/tci: Inline tci_write_reg32s into the only caller Richard Henderson
2021-02-05 22:56 ` [PULL 09/46] tcg/tci: Inline tci_write_reg8 into its callers Richard Henderson
2021-02-05 22:56 ` [PULL 10/46] tcg/tci: Inline tci_write_reg16 into the only caller Richard Henderson
2021-02-05 22:56 ` [PULL 11/46] tcg/tci: Inline tci_write_reg32 into all callers Richard Henderson
2021-02-05 22:56 ` [PULL 12/46] tcg/tci: Inline tci_write_reg64 into 64-bit callers Richard Henderson
2021-02-05 22:56 ` [PULL 13/46] tcg/tci: Merge INDEX_op_ld8u_{i32,i64} Richard Henderson
2021-02-05 22:56 ` [PULL 14/46] tcg/tci: Merge INDEX_op_ld8s_{i32,i64} Richard Henderson
2021-02-05 22:56 ` [PULL 15/46] tcg/tci: Merge INDEX_op_ld16u_{i32,i64} Richard Henderson
2021-02-05 22:56 ` [PULL 16/46] tcg/tci: Merge INDEX_op_ld16s_{i32,i64} Richard Henderson
2021-02-05 22:56 ` [PULL 17/46] tcg/tci: Merge INDEX_op_{ld_i32,ld32u_i64} Richard Henderson
2021-02-05 22:56 ` [PULL 18/46] tcg/tci: Merge INDEX_op_st8_{i32,i64} Richard Henderson
2021-02-05 22:56 ` [PULL 19/46] tcg/tci: Merge INDEX_op_st16_{i32,i64} Richard Henderson
2021-02-05 22:56 ` [PULL 20/46] tcg/tci: Move stack bounds check to compile-time Richard Henderson
2021-02-05 22:56 ` [PULL 21/46] tcg/tci: Merge INDEX_op_{st_i32,st32_i64} Richard Henderson
2021-02-05 22:56 ` [PULL 22/46] tcg/tci: Use g_assert_not_reached Richard Henderson
2021-02-05 22:56 ` [PULL 23/46] tcg/tci: Remove dead code for TCG_TARGET_HAS_div2_* Richard Henderson
2021-02-05 22:56 ` [PULL 24/46] tcg/tci: Implement 64-bit division Richard Henderson
2021-02-05 22:56 ` [PULL 25/46] tcg/tci: Remove TODO as unused Richard Henderson
2021-02-05 22:56 ` [PULL 26/46] tcg/tci: Restrict TCG_TARGET_NB_REGS to 16 Richard Henderson
2021-02-05 22:56 ` [PULL 27/46] tcg/tci: Fix TCG_REG_R4 misusage Richard Henderson
2021-02-05 22:56 ` [PULL 28/46] tcg/tci: Remove TCG_CONST Richard Henderson
2021-02-05 22:56 ` [PULL 29/46] cpu: Introduce TCGCpuOperations struct Richard Henderson
2021-02-05 22:56 ` [PULL 30/46] target/riscv: remove CONFIG_TCG, as it is always TCG Richard Henderson
2021-02-05 22:56 ` [PULL 31/46] accel/tcg: split TCG-only code from cpu_exec_realizefn Richard Henderson
2021-02-05 22:56 ` [PULL 32/46] cpu: Move synchronize_from_tb() to tcg_ops Richard Henderson
2021-02-05 22:56 ` [PULL 33/46] cpu: Move cpu_exec_* " Richard Henderson
2021-02-05 22:56 ` [PULL 34/46] cpu: Move tlb_fill " Richard Henderson
2021-02-05 22:56 ` [PULL 35/46] cpu: Move debug_excp_handler " Richard Henderson
2021-02-05 22:56 ` [PULL 36/46] target/arm: do not use cc->do_interrupt for KVM directly Richard Henderson
2021-02-05 22:56 ` [PULL 37/46] cpu: move cc->do_interrupt to tcg_ops Richard Henderson
2021-02-05 22:56 ` [PULL 38/46] cpu: move cc->transaction_failed " Richard Henderson
2021-02-23 21:43 ` Philippe Mathieu-Daudé
2021-02-24 8:46 ` Claudio Fontana
2021-02-05 22:56 ` [PULL 39/46] cpu: move do_unaligned_access " Richard Henderson
2021-02-05 22:56 ` [PULL 40/46] physmem: make watchpoint checking code TCG-only Richard Henderson
2021-02-05 22:56 ` [PULL 41/46] cpu: move adjust_watchpoint_address to tcg_ops Richard Henderson
2021-02-05 22:56 ` [PULL 42/46] cpu: move debug_check_watchpoint " Richard Henderson
2021-02-05 22:56 ` [PULL 43/46] cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClass Richard Henderson
2021-02-05 22:56 ` [PULL 44/46] accel: extend AccelState and AccelClass to user-mode Richard Henderson
2021-02-05 22:56 ` [PULL 45/46] accel: replace struct CpusAccel with AccelOpsClass Richard Henderson
2021-02-05 22:56 ` [PULL 46/46] accel: introduce AccelCPUClass extending CPUClass Richard Henderson
2021-04-26 14:42 ` Philippe Mathieu-Daudé
2021-02-06 14:28 ` [PULL 00/46] tcg patch queue Peter Maydell
2021-02-06 19:14 ` Philippe Mathieu-Daudé
2021-02-06 19:38 ` Increased execution time with TCI in latest git master (was: Re: [PULL 00/46] tcg patch queue) Stefan Weil
2021-02-07 3:45 ` Richard Henderson
2021-02-07 10:50 ` Stefan Weil
2021-02-07 18:37 ` Richard Henderson
2021-02-07 22:00 ` Stefan Weil
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210205225650.1330794-1-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).