From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL v2 00/11] target-arm queue
Date: Thu, 11 Feb 2021 19:57:31 +0000 [thread overview]
Message-ID: <20210211195731.6039-1-peter.maydell@linaro.org> (raw)
Massively slimmed down v2: MemTag broke bsd-user, and the npcm7xx
ethernet device failed 'make check' on big-endian hosts.
-- PMM
The following changes since commit 83339e21d05c824ebc9131d644f25c23d0e41ecf:
Merge remote-tracking branch 'remotes/stefanha-gitlab/tags/block-pull-request' into staging (2021-02-10 15:42:20 +0000)
are available in the Git repository at:
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210211-1
for you to fetch changes up to d3c1183ffeb71ca3a783eae3d7e1c51e71e8a621:
target/arm: Correctly initialize MDCR_EL2.HPMN (2021-02-11 19:48:09 +0000)
----------------------------------------------------------------
target-arm queue:
* Correctly initialize MDCR_EL2.HPMN
* versal: Use nr_apu_cpus in favor of hard coding 2
* accel/tcg: Add URL of clang bug to comment about our workaround
* Add support for FEAT_DIT, Data Independent Timing
* Remove GPIO from unimplemented NPCM7XX
* Fix SCR RES1 handling
* Don't migrate CPUARMState.features
----------------------------------------------------------------
Aaron Lindsay (1):
target/arm: Don't migrate CPUARMState.features
Daniel Müller (1):
target/arm: Correctly initialize MDCR_EL2.HPMN
Edgar E. Iglesias (1):
hw/arm: versal: Use nr_apu_cpus in favor of hard coding 2
Hao Wu (1):
hw/arm: Remove GPIO from unimplemented NPCM7XX
Mike Nawrocki (1):
target/arm: Fix SCR RES1 handling
Peter Maydell (2):
arm: Update infocenter.arm.com URLs
accel/tcg: Add URL of clang bug to comment about our workaround
Rebecca Cran (4):
target/arm: Add support for FEAT_DIT, Data Independent Timing
target/arm: Support AA32 DIT by moving PSTATE_SS from cpsr into env->pstate
target/arm: Set ID_AA64PFR0.DIT and ID_PFR0.DIT to 1 for "max" AA64 CPU
target/arm: Set ID_PFR0.DIT to 1 for "max" 32-bit CPU
include/hw/dma/pl080.h | 7 ++--
include/hw/misc/arm_integrator_debug.h | 2 +-
include/hw/ssi/pl022.h | 5 ++-
target/arm/cpu.h | 17 ++++++++
target/arm/internals.h | 6 +++
accel/tcg/cpu-exec.c | 25 +++++++++---
hw/arm/aspeed_ast2600.c | 2 +-
hw/arm/musca.c | 4 +-
hw/arm/npcm7xx.c | 8 ----
hw/arm/xlnx-versal.c | 4 +-
hw/misc/arm_integrator_debug.c | 2 +-
hw/timer/arm_timer.c | 7 ++--
target/arm/cpu.c | 4 ++
target/arm/cpu64.c | 5 +++
target/arm/helper-a64.c | 27 +++++++++++--
target/arm/helper.c | 71 +++++++++++++++++++++++++++-------
target/arm/machine.c | 2 +-
target/arm/op_helper.c | 9 +----
target/arm/translate-a64.c | 12 ++++++
19 files changed, 164 insertions(+), 55 deletions(-)
next reply other threads:[~2021-02-11 20:14 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-02-11 19:57 Peter Maydell [this message]
2021-02-12 10:07 ` [PULL v2 00/11] target-arm queue Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210211195731.6039-1-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).