* [PATCH v3 0/2] sbsa-ref: update list of supported cpus
@ 2021-02-16 15:01 Marcin Juszkiewicz
2021-02-16 15:01 ` [PATCH v3 1/2] sbsa-ref: remove cortex-a53 from " Marcin Juszkiewicz
` (2 more replies)
0 siblings, 3 replies; 5+ messages in thread
From: Marcin Juszkiewicz @ 2021-02-16 15:01 UTC (permalink / raw)
To: qemu-arm
Cc: Peter Maydell, Leif Lindholm, Radosław Biernacki, qemu-devel
Cortex-A53 goes away due to 40-bit address space (so below sbsa-ref
default memory map) and 'max' goes in as we want to be able to test SVE
support.
Marcin Juszkiewicz (2):
sbsa-ref: remove cortex-a53 from list of supported cpus
sbsa-ref: add 'max' to list of allowed cpus
hw/arm/sbsa-ref.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
^ permalink raw reply [flat|nested] 5+ messages in thread
* [PATCH v3 1/2] sbsa-ref: remove cortex-a53 from list of supported cpus
2021-02-16 15:01 [PATCH v3 0/2] sbsa-ref: update list of supported cpus Marcin Juszkiewicz
@ 2021-02-16 15:01 ` Marcin Juszkiewicz
2021-02-16 15:01 ` [PATCH v3 2/2] sbsa-ref: add 'max' to list of allowed cpus Marcin Juszkiewicz
2021-03-05 11:21 ` [PATCH v3 0/2] sbsa-ref: update list of supported cpus Peter Maydell
2 siblings, 0 replies; 5+ messages in thread
From: Marcin Juszkiewicz @ 2021-02-16 15:01 UTC (permalink / raw)
To: qemu-arm
Cc: Peter Maydell, Radosław Biernacki, qemu-devel,
Philippe Mathieu-Daudé, Marcin Juszkiewicz, Leif Lindholm
Cortex-A53 supports 40bits of address space. sbsa-ref's memory starts
above this limit.
Signed-off-by: Marcin Juszkiewicz <marcin.juszkiewicz@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Acked-by: Leif Lindholm <leif@nuviainc.com>
---
hw/arm/sbsa-ref.c | 1 -
1 file changed, 1 deletion(-)
diff --git hw/arm/sbsa-ref.c hw/arm/sbsa-ref.c
index 9f70735153..276243d122 100644
--- hw/arm/sbsa-ref.c
+++ hw/arm/sbsa-ref.c
@@ -145,7 +145,6 @@ static const int sbsa_ref_irqmap[] = {
};
static const char * const valid_cpus[] = {
- ARM_CPU_TYPE_NAME("cortex-a53"),
ARM_CPU_TYPE_NAME("cortex-a57"),
ARM_CPU_TYPE_NAME("cortex-a72"),
};
--
2.29.2
^ permalink raw reply related [flat|nested] 5+ messages in thread
* [PATCH v3 2/2] sbsa-ref: add 'max' to list of allowed cpus
2021-02-16 15:01 [PATCH v3 0/2] sbsa-ref: update list of supported cpus Marcin Juszkiewicz
2021-02-16 15:01 ` [PATCH v3 1/2] sbsa-ref: remove cortex-a53 from " Marcin Juszkiewicz
@ 2021-02-16 15:01 ` Marcin Juszkiewicz
2021-02-16 15:12 ` Philippe Mathieu-Daudé
2021-03-05 11:21 ` [PATCH v3 0/2] sbsa-ref: update list of supported cpus Peter Maydell
2 siblings, 1 reply; 5+ messages in thread
From: Marcin Juszkiewicz @ 2021-02-16 15:01 UTC (permalink / raw)
To: qemu-arm
Cc: Marcin Juszkiewicz, Peter Maydell, Leif Lindholm,
Radosław Biernacki, qemu-devel
Let add 'max' cpu while work goes on adding newer CPU types than
Cortex-A72. This allows us to check SVE etc support.
Signed-off-by: Marcin Juszkiewicz <marcin.juszkiewicz@linaro.org>
Acked-by: Leif Lindholm <leif@nuviainc.com>
---
hw/arm/sbsa-ref.c | 1 +
1 file changed, 1 insertion(+)
diff --git hw/arm/sbsa-ref.c hw/arm/sbsa-ref.c
index 276243d122..88dfb2284c 100644
--- hw/arm/sbsa-ref.c
+++ hw/arm/sbsa-ref.c
@@ -147,6 +147,7 @@ static const int sbsa_ref_irqmap[] = {
static const char * const valid_cpus[] = {
ARM_CPU_TYPE_NAME("cortex-a57"),
ARM_CPU_TYPE_NAME("cortex-a72"),
+ ARM_CPU_TYPE_NAME("max"),
};
static bool cpu_type_valid(const char *cpu)
--
2.29.2
^ permalink raw reply related [flat|nested] 5+ messages in thread
* Re: [PATCH v3 2/2] sbsa-ref: add 'max' to list of allowed cpus
2021-02-16 15:01 ` [PATCH v3 2/2] sbsa-ref: add 'max' to list of allowed cpus Marcin Juszkiewicz
@ 2021-02-16 15:12 ` Philippe Mathieu-Daudé
0 siblings, 0 replies; 5+ messages in thread
From: Philippe Mathieu-Daudé @ 2021-02-16 15:12 UTC (permalink / raw)
To: Marcin Juszkiewicz, qemu-arm
Cc: Peter Maydell, Leif Lindholm, qemu-devel, Radosław Biernacki
On 2/16/21 4:01 PM, Marcin Juszkiewicz wrote:
> Let add 'max' cpu while work goes on adding newer CPU types than
> Cortex-A72. This allows us to check SVE etc support.
>
> Signed-off-by: Marcin Juszkiewicz <marcin.juszkiewicz@linaro.org>
> Acked-by: Leif Lindholm <leif@nuviainc.com>
> ---
> hw/arm/sbsa-ref.c | 1 +
> 1 file changed, 1 insertion(+)
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH v3 0/2] sbsa-ref: update list of supported cpus
2021-02-16 15:01 [PATCH v3 0/2] sbsa-ref: update list of supported cpus Marcin Juszkiewicz
2021-02-16 15:01 ` [PATCH v3 1/2] sbsa-ref: remove cortex-a53 from " Marcin Juszkiewicz
2021-02-16 15:01 ` [PATCH v3 2/2] sbsa-ref: add 'max' to list of allowed cpus Marcin Juszkiewicz
@ 2021-03-05 11:21 ` Peter Maydell
2 siblings, 0 replies; 5+ messages in thread
From: Peter Maydell @ 2021-03-05 11:21 UTC (permalink / raw)
To: Marcin Juszkiewicz
Cc: Leif Lindholm, qemu-arm, QEMU Developers, Radosław Biernacki
On Tue, 16 Feb 2021 at 15:01, Marcin Juszkiewicz
<marcin.juszkiewicz@linaro.org> wrote:
>
> Cortex-A53 goes away due to 40-bit address space (so below sbsa-ref
> default memory map) and 'max' goes in as we want to be able to test SVE
> support.
>
> Marcin Juszkiewicz (2):
> sbsa-ref: remove cortex-a53 from list of supported cpus
> sbsa-ref: add 'max' to list of allowed cpus
>
> hw/arm/sbsa-ref.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
Applied to target-arm.next, thanks.
-- PMM
^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2021-03-05 11:22 UTC | newest]
Thread overview: 5+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2021-02-16 15:01 [PATCH v3 0/2] sbsa-ref: update list of supported cpus Marcin Juszkiewicz
2021-02-16 15:01 ` [PATCH v3 1/2] sbsa-ref: remove cortex-a53 from " Marcin Juszkiewicz
2021-02-16 15:01 ` [PATCH v3 2/2] sbsa-ref: add 'max' to list of allowed cpus Marcin Juszkiewicz
2021-02-16 15:12 ` Philippe Mathieu-Daudé
2021-03-05 11:21 ` [PATCH v3 0/2] sbsa-ref: update list of supported cpus Peter Maydell
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).