qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org, "Taylor Simpson" <tsimpson@quicinc.com>,
	"Philippe Mathieu-Daudé" <f4bug@amsat.org>
Subject: [PULL 24/35] Hexagon (target/hexagon) opcode data structures
Date: Wed, 17 Feb 2021 15:40:12 -0800	[thread overview]
Message-ID: <20210217234023.1742406-25-richard.henderson@linaro.org> (raw)
In-Reply-To: <20210217234023.1742406-1-richard.henderson@linaro.org>

From: Taylor Simpson <tsimpson@quicinc.com>

Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <1612763186-18161-24-git-send-email-tsimpson@quicinc.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/hexagon/opcodes.h |  58 ++++++++++++++++
 target/hexagon/opcodes.c | 142 +++++++++++++++++++++++++++++++++++++++
 2 files changed, 200 insertions(+)
 create mode 100644 target/hexagon/opcodes.h
 create mode 100644 target/hexagon/opcodes.c

diff --git a/target/hexagon/opcodes.h b/target/hexagon/opcodes.h
new file mode 100644
index 0000000000..6e90e00fe2
--- /dev/null
+++ b/target/hexagon/opcodes.h
@@ -0,0 +1,58 @@
+/*
+ *  Copyright(c) 2019-2021 Qualcomm Innovation Center, Inc. All Rights Reserved.
+ *
+ *  This program is free software; you can redistribute it and/or modify
+ *  it under the terms of the GNU General Public License as published by
+ *  the Free Software Foundation; either version 2 of the License, or
+ *  (at your option) any later version.
+ *
+ *  This program is distributed in the hope that it will be useful,
+ *  but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *  GNU General Public License for more details.
+ *
+ *  You should have received a copy of the GNU General Public License
+ *  along with this program; if not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef HEXAGON_OPCODES_H
+#define HEXAGON_OPCODES_H
+
+typedef enum {
+#define OPCODE(IID) IID
+#include "opcodes_def_generated.h.inc"
+    XX_LAST_OPCODE
+#undef OPCODE
+} Opcode;
+
+typedef enum {
+    NORMAL,
+    HALF,
+    SUBINSN_A,
+    SUBINSN_L1,
+    SUBINSN_L2,
+    SUBINSN_S1,
+    SUBINSN_S2,
+    EXT_noext,
+    EXT_mmvec,
+    XX_LAST_ENC_CLASS
+} EncClass;
+
+extern const char * const opcode_names[];
+
+extern const char * const opcode_reginfo[];
+extern const char * const opcode_rregs[];
+extern const char * const opcode_wregs[];
+
+typedef struct {
+    const char * const encoding;
+    const EncClass enc_class;
+} OpcodeEncoding;
+
+extern const OpcodeEncoding opcode_encodings[XX_LAST_OPCODE];
+
+void opcode_init(void);
+
+int opcode_which_immediate_is_extended(Opcode opcode);
+
+#endif
diff --git a/target/hexagon/opcodes.c b/target/hexagon/opcodes.c
new file mode 100644
index 0000000000..4eef5fc40f
--- /dev/null
+++ b/target/hexagon/opcodes.c
@@ -0,0 +1,142 @@
+/*
+ *  Copyright(c) 2019-2021 Qualcomm Innovation Center, Inc. All Rights Reserved.
+ *
+ *  This program is free software; you can redistribute it and/or modify
+ *  it under the terms of the GNU General Public License as published by
+ *  the Free Software Foundation; either version 2 of the License, or
+ *  (at your option) any later version.
+ *
+ *  This program is distributed in the hope that it will be useful,
+ *  but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *  GNU General Public License for more details.
+ *
+ *  You should have received a copy of the GNU General Public License
+ *  along with this program; if not, see <http://www.gnu.org/licenses/>.
+ */
+
+/*
+ * opcodes.c
+ *
+ * data tables generated automatically
+ * Maybe some functions too
+ */
+
+#include "qemu/osdep.h"
+#include "attribs.h"
+#include "decode.h"
+
+#define VEC_DESCR(A, B, C) DESCR(A, B, C)
+#define DONAME(X) #X
+
+const char * const opcode_names[] = {
+#define OPCODE(IID) DONAME(IID)
+#include "opcodes_def_generated.h.inc"
+    NULL
+#undef OPCODE
+};
+
+const char * const opcode_reginfo[] = {
+#define IMMINFO(TAG, SIGN, SIZE, SHAMT, SIGN2, SIZE2, SHAMT2)    /* nothing */
+#define REGINFO(TAG, REGINFO, RREGS, WREGS) REGINFO,
+#include "op_regs_generated.h.inc"
+    NULL
+#undef REGINFO
+#undef IMMINFO
+};
+
+
+const char * const opcode_rregs[] = {
+#define IMMINFO(TAG, SIGN, SIZE, SHAMT, SIGN2, SIZE2, SHAMT2)    /* nothing */
+#define REGINFO(TAG, REGINFO, RREGS, WREGS) RREGS,
+#include "op_regs_generated.h.inc"
+    NULL
+#undef REGINFO
+#undef IMMINFO
+};
+
+
+const char * const opcode_wregs[] = {
+#define IMMINFO(TAG, SIGN, SIZE, SHAMT, SIGN2, SIZE2, SHAMT2)    /* nothing */
+#define REGINFO(TAG, REGINFO, RREGS, WREGS) WREGS,
+#include "op_regs_generated.h.inc"
+    NULL
+#undef REGINFO
+#undef IMMINFO
+};
+
+const char * const opcode_short_semantics[] = {
+#define DEF_SHORTCODE(TAG, SHORTCODE)              [TAG] = #SHORTCODE,
+#include "shortcode_generated.h.inc"
+#undef DEF_SHORTCODE
+    NULL
+};
+
+DECLARE_BITMAP(opcode_attribs[XX_LAST_OPCODE], A_ZZ_LASTATTRIB);
+
+static void init_attribs(int tag, ...)
+{
+    va_list ap;
+    int attr;
+    va_start(ap, tag);
+    while ((attr = va_arg(ap, int)) != 0) {
+        set_bit(attr, opcode_attribs[tag]);
+    }
+}
+
+const OpcodeEncoding opcode_encodings[] = {
+#define DEF_ENC32(OPCODE, ENCSTR) \
+    [OPCODE] = { .encoding = ENCSTR },
+
+#define DEF_ENC_SUBINSN(OPCODE, CLASS, ENCSTR) \
+    [OPCODE] = { .encoding = ENCSTR, .enc_class = CLASS },
+
+#define DEF_EXT_ENC(OPCODE, CLASS, ENCSTR) \
+    [OPCODE] = { .encoding = ENCSTR, .enc_class = CLASS },
+
+#include "imported/encode.def"
+
+#undef DEF_ENC32
+#undef DEF_ENC_SUBINSN
+#undef DEF_EXT_ENC
+};
+
+void opcode_init(void)
+{
+    init_attribs(0, 0);
+
+#define ATTRIBS(...) , ## __VA_ARGS__, 0
+#define OP_ATTRIB(TAG, ARGS) init_attribs(TAG ARGS);
+#include "op_attribs_generated.h.inc"
+#undef OP_ATTRIB
+#undef ATTRIBS
+
+    decode_init();
+}
+
+
+#define NEEDLE "IMMEXT("
+
+int opcode_which_immediate_is_extended(Opcode opcode)
+{
+    const char *p;
+
+    g_assert(opcode < XX_LAST_OPCODE);
+    g_assert(GET_ATTRIB(opcode, A_EXTENDABLE));
+
+    p = opcode_short_semantics[opcode];
+    p = strstr(p, NEEDLE);
+    g_assert(p);
+    p += strlen(NEEDLE);
+    while (isspace(*p)) {
+        p++;
+    }
+    /* lower is always imm 0, upper always imm 1. */
+    if (islower(*p)) {
+        return 0;
+    } else if (isupper(*p)) {
+        return 1;
+    } else {
+        g_assert_not_reached();
+    }
+}
-- 
2.25.1



  parent reply	other threads:[~2021-02-18  0:04 UTC|newest]

Thread overview: 39+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-02-17 23:39 [PULL 00/35] hexagon initial commit Richard Henderson
2021-02-17 23:39 ` [PULL 01/35] qemu/int128: Add int128_or Richard Henderson
2021-02-17 23:39 ` [PULL 02/35] Hexagon Update MAINTAINERS file Richard Henderson
2021-02-17 23:39 ` [PULL 03/35] Hexagon (target/hexagon) README Richard Henderson
2021-02-17 23:39 ` [PULL 04/35] Hexagon (include/elf.h) ELF machine definition Richard Henderson
2021-02-17 23:39 ` [PULL 05/35] Hexagon (target/hexagon) scalar core definition Richard Henderson
2021-02-17 23:39 ` [PULL 06/35] Hexagon (disas) disassembler Richard Henderson
2021-08-09 11:12   ` Peter Maydell
2021-02-17 23:39 ` [PULL 07/35] Hexagon (target/hexagon) register names Richard Henderson
2021-02-17 23:39 ` [PULL 08/35] Hexagon (target/hexagon) scalar core helpers Richard Henderson
2021-02-17 23:39 ` [PULL 09/35] Hexagon (target/hexagon) GDB Stub Richard Henderson
2021-02-17 23:39 ` [PULL 10/35] Hexagon (target/hexagon) architecture types Richard Henderson
2021-02-17 23:39 ` [PULL 11/35] Hexagon (target/hexagon) instruction and packet types Richard Henderson
2021-02-17 23:40 ` [PULL 12/35] Hexagon (target/hexagon) register fields Richard Henderson
2021-02-17 23:40 ` [PULL 13/35] Hexagon (target/hexagon) instruction attributes Richard Henderson
2021-02-17 23:40 ` [PULL 14/35] Hexagon (target/hexagon) instruction/packet decode Richard Henderson
2021-02-17 23:40 ` [PULL 15/35] Hexagon (target/hexagon) instruction printing Richard Henderson
2021-02-17 23:40 ` [PULL 16/35] Hexagon (target/hexagon/arch.[ch]) utility functions Richard Henderson
2021-02-17 23:40 ` [PULL 17/35] Hexagon (target/hexagon/conv_emu.[ch]) " Richard Henderson
2021-02-17 23:40 ` [PULL 18/35] Hexagon (target/hexagon/fma_emu.[ch]) " Richard Henderson
2021-02-17 23:40 ` [PULL 19/35] Hexagon (target/hexagon/imported) arch import Richard Henderson
2021-02-17 23:40 ` [PULL 20/35] Hexagon (target/hexagon) generator phase 1 - C preprocessor for semantics Richard Henderson
2021-02-17 23:40 ` [PULL 21/35] Hexagon (target/hexagon) generator phase 2 - generate header files Richard Henderson
2021-02-17 23:40 ` [PULL 22/35] Hexagon (target/hexagon) generator phase 3 - C preprocessor for decode tree Richard Henderson
2021-02-17 23:40 ` [PULL 23/35] Hexagon (target/hexagon) generater phase 4 - " Richard Henderson
2021-02-17 23:40 ` Richard Henderson [this message]
2021-02-17 23:40 ` [PULL 25/35] Hexagon (target/hexagon) macros Richard Henderson
2021-02-17 23:40 ` [PULL 26/35] Hexagon (target/hexagon) instruction classes Richard Henderson
2021-02-17 23:40 ` [PULL 27/35] Hexagon (target/hexagon) TCG generation Richard Henderson
2021-02-17 23:40 ` [PULL 28/35] Hexagon (target/hexagon) TCG for instructions with multiple definitions Richard Henderson
2021-02-17 23:40 ` [PULL 29/35] Hexagon (target/hexagon) TCG for floating point instructions Richard Henderson
2021-02-17 23:40 ` [PULL 30/35] Hexagon (target/hexagon) translation Richard Henderson
2021-02-17 23:40 ` [PULL 31/35] Hexagon (linux-user/hexagon) Linux user emulation Richard Henderson
2021-02-17 23:40 ` [PULL 32/35] Hexagon (tests/tcg/hexagon) TCG tests - multiarch Richard Henderson
2021-02-17 23:40 ` [PULL 33/35] Hexagon (tests/tcg/hexagon) TCG tests - atomics/load/store/misc Richard Henderson
2021-02-17 23:40 ` [PULL 34/35] Hexagon (tests/tcg/hexagon) TCG tests - floating point Richard Henderson
2021-02-17 23:40 ` [PULL 35/35] Hexagon build infrastructure Richard Henderson
2021-02-18  0:19 ` [PULL 00/35] hexagon initial commit no-reply
2021-02-18 11:20 ` Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210217234023.1742406-25-richard.henderson@linaro.org \
    --to=richard.henderson@linaro.org \
    --cc=f4bug@amsat.org \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    --cc=tsimpson@quicinc.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).