qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: wangjunqiang <wangjunqiang@iscas.ac.cn>
To: qemu-riscv@nongnu.org, qemu-devel@nongnu.org
Cc: liweiwei@iscas.ac.cn, wangjunqiang <wangjunqiang@iscas.ac.cn>,
	bin.meng@windriver.com, Alistair.Francis@wdc.com,
	alapha23@gmail.com, palmer@dabbelt.com
Subject: [RFC PATCH 0/5] RISC-V:support Nuclei FPGA Evaluation Kit
Date: Fri,  7 May 2021 16:16:49 +0800	[thread overview]
Message-ID: <20210507081654.11056-1-wangjunqiang@iscas.ac.cn> (raw)

This patch series provides an implementation of Nuclei FPGA Machine[1].
At present, only MCU mode support is included. In mcu mode, We will
use eclic[2] as interrupt controller. It is compatible with clic
in Machine mode. But It contains some customized csr[3] that will
take up part of the csr code. If there is any question, please
let me know.

Features:
1.Add Nuclei CSR support in eclic mode
2.Add ECLIC Device
3.Add Systimer Device
4.Add Uart Device
5.Add Nuclei FPGA Machine

It have passed Nuclei SDK[4](not include dsp) and RTThread[5] HBird BSP
Test.

Any comments are welcome.Thanks

wangjunqiang

[1] https://doc.nucleisys.com/nuclei_sdk/design/board/nuclei_fpga_eval.html
[2] https://doc.nucleisys.com/nuclei_spec/isa/eclic.html
[3] https://doc.nucleisys.com/nuclei_spec/isa/core_csr.html
[4] https://github.com/Nuclei-Software/nuclei-sdk.git
[5] https://github.com/RT-Thread/rt-thread

wangjunqiang (5):
  target/riscv: Add Nuclei CSR and Update interrupt handling
  hw/intc: Add Nuclei ECLIC device
  hw/intc: Add Nuclei Systimer
  hw/char: Add Nuclei Uart
  Nuclei FPGA Evaluation Kit MCU Machine

 default-configs/devices/riscv32-softmmu.mak |   1 +
 default-configs/devices/riscv64-softmmu.mak |   1 +
 hw/char/Kconfig                             |   3 +
 hw/char/meson.build                         |   1 +
 hw/char/nuclei_uart.c                       | 208 ++++++++++
 hw/intc/Kconfig                             |   6 +
 hw/intc/meson.build                         |   2 +
 hw/intc/nuclei_eclic.c                      | 437 ++++++++++++++++++++
 hw/intc/nuclei_systimer.c                   | 254 ++++++++++++
 hw/riscv/Kconfig                            |   9 +
 hw/riscv/meson.build                        |   1 +
 hw/riscv/nuclei_n.c                         | 276 +++++++++++++
 include/hw/char/nuclei_uart.h               |  73 ++++
 include/hw/intc/nuclei_eclic.h              | 115 ++++++
 include/hw/intc/nuclei_systimer.h           |  70 ++++
 include/hw/riscv/nuclei_n.h                 | 136 ++++++
 target/riscv/cpu.c                          |  25 +-
 target/riscv/cpu.h                          |  42 +-
 target/riscv/cpu_bits.h                     |  37 ++
 target/riscv/cpu_helper.c                   |  80 +++-
 target/riscv/csr.c                          | 347 +++++++++++++++-
 target/riscv/insn_trans/trans_rvi.c.inc     |  16 +-
 target/riscv/op_helper.c                    |  14 +
 23 files changed, 2145 insertions(+), 9 deletions(-)
 create mode 100644 hw/char/nuclei_uart.c
 create mode 100644 hw/intc/nuclei_eclic.c
 create mode 100644 hw/intc/nuclei_systimer.c
 create mode 100644 hw/riscv/nuclei_n.c
 create mode 100644 include/hw/char/nuclei_uart.h
 create mode 100644 include/hw/intc/nuclei_eclic.h
 create mode 100644 include/hw/intc/nuclei_systimer.h
 create mode 100644 include/hw/riscv/nuclei_n.h

-- 
2.17.1



             reply	other threads:[~2021-05-07 13:25 UTC|newest]

Thread overview: 16+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-05-07  8:16 wangjunqiang [this message]
2021-05-07  8:16 ` [RFC PATCH 1/5] target/riscv: Add Nuclei CSR and Update interrupt handling wangjunqiang
2021-05-10  2:17   ` Alistair Francis
2021-05-11  3:14     ` Wang Junqiang
2021-05-11  3:43       ` Alistair Francis
2021-05-11  4:00         ` Wang Junqiang
2021-05-11  4:03           ` Alistair Francis
2021-05-07  8:16 ` [RFC PATCH 2/5] hw/intc: Add Nuclei ECLIC device wangjunqiang
2021-05-10  2:20   ` Alistair Francis
2021-05-10  2:27     ` Bin Meng
2021-05-10  5:26       ` Bin Meng
2021-05-11  3:18         ` Wang Junqiang
2021-05-07  8:16 ` [RFC PATCH 3/5] hw/intc: Add Nuclei Systimer wangjunqiang
2021-05-07  8:16 ` [RFC PATCH 4/5] hw/char: Add Nuclei Uart wangjunqiang
2021-05-07  8:16 ` [RFC PATCH 5/5] Nuclei FPGA Evaluation Kit MCU Machine wangjunqiang
2021-05-07 13:33 ` [RFC PATCH 0/5] RISC-V:support Nuclei FPGA Evaluation Kit no-reply

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210507081654.11056-1-wangjunqiang@iscas.ac.cn \
    --to=wangjunqiang@iscas.ac.cn \
    --cc=Alistair.Francis@wdc.com \
    --cc=alapha23@gmail.com \
    --cc=bin.meng@windriver.com \
    --cc=liweiwei@iscas.ac.cn \
    --cc=palmer@dabbelt.com \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-riscv@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).