From: Yang Zhong <yang.zhong@intel.com>
To: Paolo Bonzini <pbonzini@redhat.com>
Cc: yang.zhong@intel.com, seanjc@google.com, kai.huang@intel.com,
qemu-devel@nongnu.org
Subject: Re: [RESEND PATCH 01/32] memory: Add RAM_PROTECTED flag to skip IOMMU mappings
Date: Sat, 8 May 2021 14:30:08 +0800 [thread overview]
Message-ID: <20210508063008.GA24876@yangzhon-Virtual> (raw)
In-Reply-To: <14990ed0-6e94-1c80-d8e0-d863b05d3d6d@redhat.com>
On Fri, May 07, 2021 at 02:45:21PM +0200, Paolo Bonzini wrote:
> On 07/05/21 07:24, Yang Zhong wrote:
> > Paolo, i will revert this patch, but in order to disable sgx epc memory region
> > as DMA target, we still need to skip this memory region while adding this memory
> > region.
> >
> > So, my plan is to revert this patch, and then add one new bool variable in the
> > struct MemoryRegion.
> >
> > The new patch as below and it will be as patch 2 in the next version
> >
> > diff --git a/backends/hostmem-epc.c b/backends/hostmem-epc.c
> > index 0c98812f0d..316e1ee688 100644
> > --- a/backends/hostmem-epc.c
> > +++ b/backends/hostmem-epc.c
> > @@ -67,6 +67,7 @@ void sgx_memory_backend_reset(HostMemoryBackend *backend, int fd,
> > }
> >
> > sgx_epc_backend_memory_alloc(backend, errp);
> > + mr->sgx_epc_device = true;
> > }
> >
> > static void sgx_epc_backend_instance_init(Object *obj)
> > diff --git a/hw/vfio/common.c b/hw/vfio/common.c
> > index 5bc5d29358..7a53855436 100644
> > --- a/hw/vfio/common.c
> > +++ b/hw/vfio/common.c
> > @@ -538,7 +538,7 @@ static bool vfio_listener_skipped_section(MemoryRegionSection *section)
> > {
> > return (!memory_region_is_ram(section->mr) &&
> > !memory_region_is_iommu(section->mr)) ||
> > + section->mr->sgx_epc_device ||
> > /*
> > * Sizing an enabled 64-bit BAR can cause spurious mappings to
> > * addresses in the upper part of the 64-bit address space. These
> > diff --git a/include/exec/memory.h b/include/exec/memory.h
> > index 2816e52be3..9bba0a1590 100644
> > --- a/include/exec/memory.h
> > +++ b/include/exec/memory.h
> > @@ -463,6 +463,7 @@ struct MemoryRegion {
> > bool readonly; /* For RAM regions */
> > bool nonvolatile;
> > bool rom_device;
> > + bool sgx_epc_device;
> > bool flush_coalesced_mmio;
> > uint8_t dirty_log_mask;
> > bool is_iommu;
> > If this patch is not suitable to skip this memory region, any suggestion is
> > appreciated, thanks!
>
> No, you can keep RAM_PROTECTED. I was just remarking on the new
> bool argument, and suggesting passing the flags (RAM_SHARED and
> RAM_PROTECTED) directly tot he memory_region_init* functions.
>
Paolo, thanks! If there is no new comments from community, i will send the V2
in the next week. thanks!
Yang
> Paolo
next prev parent reply other threads:[~2021-05-08 6:44 UTC|newest]
Thread overview: 53+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-04-30 6:24 [RESEND PATCH 00/32] Qemu SGX virtualization Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 01/32] memory: Add RAM_PROTECTED flag to skip IOMMU mappings Yang Zhong
2021-05-03 17:01 ` Paolo Bonzini
2021-05-07 5:24 ` Yang Zhong
2021-05-07 12:45 ` Paolo Bonzini
2021-05-08 6:30 ` Yang Zhong [this message]
2021-04-30 6:24 ` [RESEND PATCH 02/32] hostmem: Add hostmem-epc as a backend for SGX EPC Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 03/32] qom: Add memory-backend-epc ObjectOptions support Yang Zhong
2021-05-03 17:56 ` Eric Blake
2021-05-06 12:38 ` Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 04/32] i386: Add 'sgx-epc' device to expose EPC sections to guest Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 05/32] vl: Add "sgx-epc" option to expose SGX " Yang Zhong
2021-05-03 17:06 ` Paolo Bonzini
2021-05-03 17:08 ` Paolo Bonzini
2021-05-04 0:09 ` Sean Christopherson
2021-05-04 6:58 ` Paolo Bonzini
2021-05-04 16:20 ` Sean Christopherson
2021-05-04 16:33 ` Paolo Bonzini
2021-04-30 6:24 ` [RESEND PATCH 06/32] i386: Add primary SGX CPUID and MSR defines Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 07/32] i386: Add SGX CPUID leaf FEAT_SGX_12_0_EAX Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 08/32] i386: Add SGX CPUID leaf FEAT_SGX_12_0_EBX Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 09/32] i386: Add SGX CPUID leaf FEAT_SGX_12_1_EAX Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 10/32] i386: Add get/set/migrate support for SGX_LEPUBKEYHASH MSRs Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 11/32] i386: Add feature control MSR dependency when SGX is enabled Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 12/32] i386: Update SGX CPUID info according to hardware/KVM/user input Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 13/32] linux-headers: Add placeholder for KVM_CAP_SGX_ATTRIBUTE Yang Zhong
2021-05-06 2:17 ` Kai Huang
2021-05-06 7:11 ` Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 14/32] i386: kvm: Add support for exposing PROVISIONKEY to guest Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 15/32] i386: Propagate SGX CPUID sub-leafs to KVM Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 16/32] Adjust min CPUID level to 0x12 when SGX is enabled Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 17/32] hw/i386/fw_cfg: Set SGX bits in feature control fw_cfg accordingly Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 18/32] hw/i386/pc: Account for SGX EPC sections when calculating device memory Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 19/32] i386/pc: Add e820 entry for SGX EPC section(s) Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 20/32] i386: acpi: Add SGX EPC entry to ACPI tables Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 21/32] q35: Add support for SGX EPC Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 22/32] i440fx: " Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 23/32] hostmem: Add the reset interface for EPC backend reset Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 24/32] sgx-epc: Add the reset interface for sgx-epc virt device Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 25/32] qmp: Add query-sgx command Yang Zhong
2021-05-03 17:58 ` Eric Blake
2021-05-06 9:08 ` Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 26/32] hmp: Add 'info sgx' command Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 27/32] i386: Add sgx_get_info() interface Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 28/32] bitops: Support 32 and 64 bit mask macro Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 29/32] qmp: Add the qmp_query_sgx_capabilities() Yang Zhong
2021-05-03 18:00 ` Eric Blake
2021-05-06 8:57 ` Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 30/32] Kconfig: Add CONFIG_SGX support Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 31/32] sgx-epc: Add the fill_device_info() callback support Yang Zhong
2021-05-03 18:01 ` Eric Blake
2021-05-06 8:46 ` Yang Zhong
2021-04-30 6:24 ` [RESEND PATCH 32/32] doc: Add the SGX doc Yang Zhong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210508063008.GA24876@yangzhon-Virtual \
--to=yang.zhong@intel.com \
--cc=kai.huang@intel.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=seanjc@google.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).