From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org
Subject: [PATCH v2 00/12] target/arm: Implement BFloat16
Date: Tue, 25 May 2021 15:58:05 -0700 [thread overview]
Message-ID: <20210525225817.400336-1-richard.henderson@linaro.org> (raw)
Whee! All prerequisites are now merged.
Patches missing r-b:
05-softfpu-Add-float_round_to_odd_inf.patch
06-target-arm-Implement-bfloat16-dot-product-vector.patch
07-target-arm-Implement-bfloat16-dot-product-indexed.patch
11-linux-user-aarch64-Enable-hwcap-bits-for-bfloat16.patch
12-target-arm-Enable-BFloat16-extensions.patch
Per the question of whether additional checks vs VFP or NEON
are required, I have disabled BF16 when either VFP or NEON are
also disabled. Which seems like a similarly reasonable choice.
r~
Richard Henderson (12):
target/arm: Add isar_feature_{aa32,aa64,aa64_sve}_bf16
target/arm: Unify unallocated path in disas_fp_1src
target/arm: Implement scalar float32 to bfloat16 conversion
target/arm: Implement vector float32 to bfloat16 conversion
softfpu: Add float_round_to_odd_inf
target/arm: Implement bfloat16 dot product (vector)
target/arm: Implement bfloat16 dot product (indexed)
target/arm: Implement bfloat16 matrix multiply accumulate
target/arm: Implement bfloat widening fma (vector)
target/arm: Implement bfloat widening fma (indexed)
linux-user/aarch64: Enable hwcap bits for bfloat16
target/arm: Enable BFloat16 extensions
include/fpu/softfloat-types.h | 4 +-
target/arm/cpu.h | 15 ++++
target/arm/helper-sve.h | 4 +
target/arm/helper.h | 15 ++++
target/arm/neon-dp.decode | 1 +
target/arm/neon-shared.decode | 11 +++
target/arm/sve.decode | 19 ++++-
target/arm/vfp.decode | 2 +
linux-user/elfload.c | 2 +
target/arm/cpu.c | 3 +
target/arm/cpu64.c | 3 +
target/arm/cpu_tcg.c | 1 +
target/arm/sve_helper.c | 2 +
target/arm/translate-a64.c | 142 +++++++++++++++++++++++++++++-----
target/arm/translate-neon.c | 91 ++++++++++++++++++++++
target/arm/translate-sve.c | 112 +++++++++++++++++++++++++++
target/arm/translate-vfp.c | 24 ++++++
target/arm/vec_helper.c | 140 ++++++++++++++++++++++++++++++++-
target/arm/vfp_helper.c | 12 +++
fpu/softfloat-parts.c.inc | 6 +-
20 files changed, 584 insertions(+), 25 deletions(-)
--
2.25.1
next reply other threads:[~2021-05-25 22:59 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-05-25 22:58 Richard Henderson [this message]
2021-05-25 22:58 ` [PATCH v2 01/12] target/arm: Add isar_feature_{aa32, aa64, aa64_sve}_bf16 Richard Henderson
2021-05-25 22:58 ` [PATCH v2 02/12] target/arm: Unify unallocated path in disas_fp_1src Richard Henderson
2021-05-25 22:58 ` [PATCH v2 03/12] target/arm: Implement scalar float32 to bfloat16 conversion Richard Henderson
2021-05-25 22:58 ` [PATCH v2 04/12] target/arm: Implement vector " Richard Henderson
2021-05-25 22:58 ` [PATCH v2 05/12] softfpu: Add float_round_to_odd_inf Richard Henderson
2021-05-25 22:58 ` [PATCH v2 06/12] target/arm: Implement bfloat16 dot product (vector) Richard Henderson
2021-05-25 22:58 ` [PATCH v2 07/12] target/arm: Implement bfloat16 dot product (indexed) Richard Henderson
2021-05-25 22:58 ` [PATCH v2 08/12] target/arm: Implement bfloat16 matrix multiply accumulate Richard Henderson
2021-05-25 22:58 ` [PATCH v2 09/12] target/arm: Implement bfloat widening fma (vector) Richard Henderson
2021-05-25 22:58 ` [PATCH v2 10/12] target/arm: Implement bfloat widening fma (indexed) Richard Henderson
2021-05-25 22:58 ` [PATCH v2 11/12] linux-user/aarch64: Enable hwcap bits for bfloat16 Richard Henderson
2021-05-25 22:58 ` [PATCH v2 12/12] target/arm: Enable BFloat16 extensions Richard Henderson
2021-06-03 12:57 ` [PATCH v2 00/12] target/arm: Implement BFloat16 Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210525225817.400336-1-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).