From: Igor Mammedov <imammedo@redhat.com>
To: Wang Xingang <wangxingang5@huawei.com>
Cc: xieyingtai@huawei.com, peter.maydell@linaro.org,
ehabkost@redhat.com, mst@redhat.com, shannon.zhaosl@gmail.com,
richard.henderson@linaro.org, qemu-devel@nongnu.org,
eric.auger@redhat.com, qemu-arm@nongnu.org, pbonzini@redhat.com
Subject: Re: [PATCH v4 0/8] IOMMU: Add support for IOMMU Bypass Feature
Date: Sat, 5 Jun 2021 14:32:38 +0200 [thread overview]
Message-ID: <20210605143238.2e52b08a@redhat.com> (raw)
In-Reply-To: <1621914605-14724-1-git-send-email-wangxingang5@huawei.com>
On Tue, 25 May 2021 03:49:57 +0000
Wang Xingang <wangxingang5@huawei.com> wrote:
> From: Xingang Wang <wangxingang5@huawei.com>
>
> These patches add support for configure bypass_iommu on/off for
> pci root bus, including primary bus and pxb root bus. At present,
> all root bus will go through iommu when iommu is configured,
> which is not flexible, because in many situations the need for using
> iommu and bypass iommu aften exists at the same time.
'many situations' doesn't describe why bypass is needed,
can you provide a use-cases here and what are security implications
when bypass is allowed.
(PS: the later probably should be documented somewhere in the docs/option description)
> So this add option to enable/disable bypass_iommu for primary bus
> and pxb root bus. The bypass_iommu property is set to false default,
> meaning that devcies will go through iommu if no explicit configuration
> is added. When bypass_iommu is enabled for the root bus, devices
> attached to it will bypass iommu, otherwise devices will go through
> iommu.
>
> This feature can be used in this manner:
> arm: -machine virt,iommu=smmuv3,bypass_iommu=true
> x86: -machine q35,bypass_iommu=true
> pxb: -device pxb-pcie,bus_nr=0x10,id=pci.10,bus=pcie.0,bypass_iommu=true
>
> History:
>
> v3 -> v4:
> - simplify the logic in building the IORT idmap
>
> v2 -> v3:
> - rebase on top of v6.0.0-rc4
> - Took into account Eric's comments, replace with a bypass_iommu
> proerty
> - When building the IORT idmap, cover the whole RID space
>
> v1 -> v2:
> - rebase on top of v6.0.0-rc0
> - Fix some issues
> - Took into account Eric's comments, and remove the PCI_BUS_IOMMU flag,
> replace it with a property in PCIHostState.
> - Add support for x86 iommu option
>
> Xingang Wang (8):
> hw/pci/pci_host: Allow bypass iommu for pci host
> hw/pxb: Add a bypass iommu property
> hw/arm/virt: Add a machine option to bypass iommu for primary bus
> hw/i386: Add a pc machine option to bypass iommu for primary bus
> hw/pci: Add pci_bus_range to get bus number range
> hw/arm/virt-acpi-build: Add explicit IORT idmap for smmuv3 node
> hw/i386/acpi-build: Add explicit scope in DMAR table
> hw/i386/acpi-build: Add bypass_iommu check when building IVRS table
>
> hw/arm/virt-acpi-build.c | 135 ++++++++++++++++++++++++----
> hw/arm/virt.c | 26 ++++++
> hw/i386/acpi-build.c | 70 ++++++++++++++-
> hw/i386/pc.c | 18 ++++
> hw/pci-bridge/pci_expander_bridge.c | 3 +
> hw/pci-host/q35.c | 1 +
> hw/pci/pci.c | 33 ++++++-
> hw/pci/pci_host.c | 2 +
> include/hw/arm/virt.h | 1 +
> include/hw/i386/pc.h | 1 +
> include/hw/pci/pci.h | 2 +
> include/hw/pci/pci_host.h | 1 +
> 12 files changed, 270 insertions(+), 23 deletions(-)
>
next prev parent reply other threads:[~2021-06-05 12:34 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-05-25 3:49 [PATCH v4 0/8] IOMMU: Add support for IOMMU Bypass Feature Wang Xingang
2021-05-25 3:49 ` [PATCH v4 1/8] hw/pci/pci_host: Allow bypass iommu for pci host Wang Xingang
2021-06-02 12:18 ` Eric Auger
2021-06-03 12:42 ` Xingang Wang
2021-05-25 3:49 ` [PATCH v4 2/8] hw/pxb: Add a bypass iommu property Wang Xingang
2021-06-02 12:18 ` Eric Auger
2021-05-25 3:50 ` [PATCH v4 3/8] hw/arm/virt: Add a machine option to bypass iommu for primary bus Wang Xingang
2021-06-02 12:25 ` Eric Auger
2021-06-03 12:47 ` Xingang Wang
2021-05-25 3:50 ` [PATCH v4 4/8] hw/i386: Add a pc " Wang Xingang
2021-05-25 3:50 ` [PATCH v4 5/8] hw/pci: Add pci_bus_range to get bus number range Wang Xingang
2021-06-02 13:03 ` Eric Auger
2021-06-03 12:48 ` Xingang Wang
2021-05-25 3:50 ` [PATCH v4 6/8] hw/arm/virt-acpi-build: Add explicit IORT idmap for smmuv3 node Wang Xingang
2021-06-02 14:21 ` Eric Auger
2021-06-03 12:52 ` Xingang Wang
2021-05-25 3:50 ` [PATCH v4 7/8] hw/i386/acpi-build: Add explicit scope in DMAR table Wang Xingang
2021-05-25 3:50 ` [PATCH v4 8/8] hw/i386/acpi-build: Add bypass_iommu check when building IVRS table Wang Xingang
2021-05-31 11:38 ` [PATCH v4 0/8] IOMMU: Add support for IOMMU Bypass Feature Xingang Wang
2021-06-05 12:32 ` Igor Mammedov [this message]
2021-06-08 12:24 ` Xingang Wang
2021-06-08 13:38 ` Igor Mammedov
2021-06-15 12:04 ` Xingang Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210605143238.2e52b08a@redhat.com \
--to=imammedo@redhat.com \
--cc=ehabkost@redhat.com \
--cc=eric.auger@redhat.com \
--cc=mst@redhat.com \
--cc=pbonzini@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=shannon.zhaosl@gmail.com \
--cc=wangxingang5@huawei.com \
--cc=xieyingtai@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).