From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org, mark.cave-ayland@ilande.co.uk,
alex.bennee@linaro.org, f4bug@amsat.org
Subject: [PATCH v3 00/13] tcg: breakpoint reorg
Date: Sat, 17 Jul 2021 15:18:38 -0700 [thread overview]
Message-ID: <20210717221851.2124573-1-richard.henderson@linaro.org> (raw)
This is fixing #404 ("windows xp boot takes much longer...")
and several other similar reports.
Changes for v3:
* Map CF_COUNT_MASK == 0 -> TCG_MAX_INSNS.
* Split out *_breakpoint_check fixes for avr, mips, riscv.
Changes for v2:
* All prerequisites and 7 of the patches from v1 with are merged.
Patches lacking review:
08-target-avr-Advance-pc-in-avr_tr_breakpoint_check.patch
09-target-mips-Reduce-mips_tr_breakpoint_check-pc-ad.patch
10-target-riscv-Reduce-riscv_tr_breakpoint_check-pc-.patch
13-accel-tcg-Encode-breakpoint-info-into-tb-cflags.patch
r~
Richard Henderson (13):
accel/tcg: Reduce CF_COUNT_MASK to match TCG_MAX_INSNS
accel/tcg: Move curr_cflags into cpu-exec.c
accel/tcg: Add CF_NO_GOTO_TB and CF_NO_GOTO_PTR
accel/tcg: Drop CF_NO_GOTO_PTR from -d nochain
accel/tcg: Handle -singlestep in curr_cflags
accel/tcg: Use CF_NO_GOTO_{TB,PTR} in cpu_exec_step_atomic
accel/tcg: Move cflags lookup into tb_find
target/avr: Advance pc in avr_tr_breakpoint_check
target/mips: Reduce mips_tr_breakpoint_check pc advance to 2
target/riscv: Reduce riscv_tr_breakpoint_check pc advance to 2
accel/tcg: Adjust interface of TranslatorOps.breakpoint_check
accel/tcg: Hoist tb_cflags to a local in translator_loop
accel/tcg: Encode breakpoint info into tb->cflags
include/exec/exec-all.h | 30 +++++---
include/exec/translator.h | 17 +++--
accel/tcg/cpu-exec.c | 130 ++++++++++++++++++++++++++++------
accel/tcg/translate-all.c | 7 +-
accel/tcg/translator.c | 79 ++++++++++++++-------
cpu.c | 24 -------
target/alpha/translate.c | 12 +---
target/arm/translate-a64.c | 14 ++--
target/arm/translate.c | 20 +++---
target/avr/translate.c | 6 +-
target/cris/translate.c | 14 ++--
target/hexagon/translate.c | 13 +---
target/hppa/translate.c | 7 +-
target/i386/tcg/translate.c | 15 ++--
target/m68k/translate.c | 14 +---
target/microblaze/translate.c | 14 +---
target/mips/tcg/translate.c | 14 ++--
target/nios2/translate.c | 13 +---
target/openrisc/translate.c | 11 +--
target/ppc/translate.c | 13 +---
target/riscv/translate.c | 11 +--
target/rx/translate.c | 8 +--
target/s390x/tcg/translate.c | 12 ++--
target/sh4/translate.c | 12 ++--
target/sparc/translate.c | 9 ++-
target/tricore/translate.c | 13 +---
target/xtensa/translate.c | 12 ++--
tcg/tcg-op.c | 28 ++++----
28 files changed, 280 insertions(+), 292 deletions(-)
--
2.25.1
next reply other threads:[~2021-07-17 22:20 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-07-17 22:18 Richard Henderson [this message]
2021-07-17 22:18 ` [PATCH v3 01/13] accel/tcg: Reduce CF_COUNT_MASK to match TCG_MAX_INSNS Richard Henderson
2021-07-17 23:33 ` Peter Maydell
2021-07-17 22:18 ` [PATCH v3 02/13] accel/tcg: Move curr_cflags into cpu-exec.c Richard Henderson
2021-07-19 22:06 ` Philippe Mathieu-Daudé
2021-07-17 22:18 ` [PATCH v3 03/13] accel/tcg: Add CF_NO_GOTO_TB and CF_NO_GOTO_PTR Richard Henderson
2021-07-17 22:18 ` [PATCH v3 04/13] accel/tcg: Drop CF_NO_GOTO_PTR from -d nochain Richard Henderson
2021-07-17 22:18 ` [PATCH v3 05/13] accel/tcg: Handle -singlestep in curr_cflags Richard Henderson
2021-07-17 22:18 ` [PATCH v3 06/13] accel/tcg: Use CF_NO_GOTO_{TB, PTR} in cpu_exec_step_atomic Richard Henderson
2021-07-17 22:18 ` [PATCH v3 07/13] accel/tcg: Move cflags lookup into tb_find Richard Henderson
2021-07-19 16:47 ` Alex Bennée
2021-07-17 22:18 ` [PATCH v3 08/13] target/avr: Advance pc in avr_tr_breakpoint_check Richard Henderson
2021-07-17 23:33 ` Peter Maydell
2021-07-18 7:54 ` Philippe Mathieu-Daudé
2021-07-19 9:35 ` Philippe Mathieu-Daudé
2021-07-17 22:18 ` [PATCH v3 09/13] target/mips: Reduce mips_tr_breakpoint_check pc advance to 2 Richard Henderson
2021-07-17 23:33 ` Peter Maydell
2021-07-18 7:53 ` Philippe Mathieu-Daudé
2021-07-17 22:18 ` [PATCH v3 10/13] target/riscv: Reduce riscv_tr_breakpoint_check " Richard Henderson
2021-07-17 23:35 ` Peter Maydell
2021-07-18 18:02 ` Richard Henderson
2021-07-18 18:16 ` Peter Maydell
2021-07-18 18:50 ` Richard Henderson
2021-07-17 22:18 ` [PATCH v3 11/13] accel/tcg: Adjust interface of TranslatorOps.breakpoint_check Richard Henderson
2021-07-17 22:18 ` [PATCH v3 12/13] accel/tcg: Hoist tb_cflags to a local in translator_loop Richard Henderson
2021-07-17 22:18 ` [PATCH v3 13/13] accel/tcg: Encode breakpoint info into tb->cflags Richard Henderson
2021-07-19 10:30 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210717221851.2124573-1-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=alex.bennee@linaro.org \
--cc=f4bug@amsat.org \
--cc=mark.cave-ayland@ilande.co.uk \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).