From: Andrew Jones <drjones@redhat.com>
To: qemu-devel@nongnu.org, qemu-arm@nongnu.org
Cc: peter.maydell@linaro.org, richard.henderson@linaro.org,
ishii.shuuichir@fujitsu.com
Subject: Re: [PATCH 0/4] target/arm/cpu: Introduce sve_vq_supported bitmap
Date: Mon, 23 Aug 2021 17:53:20 +0200 [thread overview]
Message-ID: <20210823155320.6pr3432lzoihn32a@gator.home> (raw)
In-Reply-To: <20210819193758.149660-1-drjones@redhat.com>
On Thu, Aug 19, 2021 at 09:37:54PM +0200, Andrew Jones wrote:
> While reviewing the new A64FX CPU type it became clear that CPU
> types should be able to specify which SVE vector lengths are
> supported. This series adds a new bitmap member to ARMCPU and
> modifies arm_cpu_sve_finalize() to validate inputs against it.
> So far we only need to set the bitmap for the 'max' CPU type
> though and, since it supports all vector lengths, we just fill
> the whole thing.
>
> This series was inspired by Richard Henderson's suggestion to
> replace arm_cpu_sve_finalize's kvm_supported bitmap with something
> that could be shared with TCG.
>
> So far I've only lightly tested this. I'll do more testing and
> report back later. I'd also be happy to get test results from
> others.
I did more testing and it looks good to me except for the extra
space in an error message that I reported in patch 4.
Thanks,
drew
>
> Thanks,
> drew
>
> Andrew Jones (4):
> target/arm/cpu: Introduce sve_vq_supported bitmap
> target/arm/kvm64: Ensure sve vls map is completely clear
> target/arm/cpu64: Replace kvm_supported with sve_vq_supported
> target/arm/cpu64: Validate sve vector lengths are supported
>
> target/arm/cpu.h | 4 ++
> target/arm/cpu64.c | 118 +++++++++++++++++++++------------------------
> target/arm/kvm64.c | 2 +-
> 3 files changed, 61 insertions(+), 63 deletions(-)
>
> --
> 2.31.1
>
prev parent reply other threads:[~2021-08-23 15:54 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-08-19 19:37 [PATCH 0/4] target/arm/cpu: Introduce sve_vq_supported bitmap Andrew Jones
2021-08-19 19:37 ` [PATCH 1/4] " Andrew Jones
2021-08-19 22:53 ` Philippe Mathieu-Daudé
2021-08-19 19:37 ` [PATCH 2/4] target/arm/kvm64: Ensure sve vls map is completely clear Andrew Jones
2021-08-19 22:52 ` Philippe Mathieu-Daudé
2021-08-19 19:37 ` [PATCH 3/4] target/arm/cpu64: Replace kvm_supported with sve_vq_supported Andrew Jones
2021-08-20 7:23 ` Philippe Mathieu-Daudé
2021-08-19 19:37 ` [PATCH 4/4] target/arm/cpu64: Validate sve vector lengths are supported Andrew Jones
2021-08-23 15:52 ` Andrew Jones
2021-08-23 15:53 ` Andrew Jones [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210823155320.6pr3432lzoihn32a@gator.home \
--to=drjones@redhat.com \
--cc=ishii.shuuichir@fujitsu.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).