From: David Gibson <david@gibson.dropbear.id.au>
To: peter.maydell@linaro.org, groug@kaod.org
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org,
David Gibson <david@gibson.dropbear.id.au>
Subject: [PULL 00/18] ppc-for-6.2 queue 20210827
Date: Fri, 27 Aug 2021 17:09:28 +1000 [thread overview]
Message-ID: <20210827070946.219970-1-david@gibson.dropbear.id.au> (raw)
The following changes since commit f214d8e0150766c31172e16ef4b17674f549d852:
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20210826' into staging (2021-08-26 18:03:57 +0100)
are available in the Git repository at:
https://gitlab.com/dgibson/qemu.git tags/ppc-for-6.2-20210827
for you to fetch changes up to 0ff16b6b78831240c39cfaaeab1f22ae52c84b09:
target/ppc: fix vector registers access in gdbstub for little-endian (2021-08-27 12:43:13 +1000)
----------------------------------------------------------------
ppc patch queue 2021-08-27
First ppc pull request for qemu-6.2. As usual, there's a fair bit
here, since it's been queued during the 6.1 freeze. Highlights are:
* Some fixes for 128 bit arithmetic and some vector opcodes that use
them
* Significant improvements to the powernv to support POWER10 cpus
(more to come though)
* Several cleanups to the ppc softmmu code
* A few other assorted fixes
----------------------------------------------------------------
Cédric Le Goater (10):
xive: Remove extra '0x' prefix in trace events
ppc/pnv: update skiboot to commit 820d43c0a775.
ppc: Add a POWER10 DD2 CPU
ppc/pnv: Change the POWER10 machine to support DD2 only
ppc/pnv: powerpc_excp: Do not discard HDECR exception when entering power-saving mode
ppc/pnv: Use a simple incrementing index for the chip-id
ppc/pnv: Distribute RAM among the chips
ppc/pnv: add a chip topology index for POWER10
ppc/xive: Export PQ get/set routines
ppc/xive: Export xive_presenter_notify()
David Gibson (1):
spapr_pci: Fix leak in spapr_phb_vfio_get_loc_code() with g_autofree
Lucas Mateus Castro (alqotel) (3):
target/ppc: divided mmu_helper.c in 2 files
target/ppc: moved ppc_store_sdr1 to mmu_common.c
target/ppc: moved store_40x_sler to helper_regs.c
Matheus Ferst (4):
include/qemu/int128.h: define struct Int128 according to the host endianness
target/ppc: fix vextu[bhw][lr]x helpers
include/qemu/int128.h: introduce bswap128s
target/ppc: fix vector registers access in gdbstub for little-endian
hw/intc/spapr_xive_kvm.c | 8 +-
hw/intc/trace-events | 10 +-
hw/intc/xive.c | 14 +-
hw/ppc/pnv.c | 46 +-
hw/ppc/pnv_core.c | 2 +-
hw/ppc/pnv_xscom.c | 2 +
hw/ppc/spapr_pci.c | 22 +-
include/hw/ppc/pnv.h | 35 +-
include/hw/ppc/xive.h | 8 +
include/qemu/int128.h | 44 +-
pc-bios/skiboot.lid | Bin 1667280 -> 2528128 bytes
roms/skiboot | 2 +-
target/ppc/cpu-models.c | 4 +-
target/ppc/cpu-models.h | 1 +
target/ppc/cpu.c | 28 -
target/ppc/cpu.h | 9 +
target/ppc/cpu_init.c | 3 +
target/ppc/excp_helper.c | 6 -
target/ppc/gdbstub.c | 32 +-
target/ppc/helper_regs.c | 12 +
target/ppc/int_helper.c | 38 +-
target/ppc/internal.h | 39 ++
target/ppc/meson.build | 8 +-
target/ppc/mmu_common.c | 1620 ++++++++++++++++++++++++++++++++++++++++++++++
target/ppc/mmu_helper.c | 1590 +--------------------------------------------
25 files changed, 1823 insertions(+), 1760 deletions(-)
create mode 100644 target/ppc/mmu_common.c
next reply other threads:[~2021-08-27 7:20 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-08-27 7:09 David Gibson [this message]
2021-08-27 7:09 ` [PULL 01/18] xive: Remove extra '0x' prefix in trace events David Gibson
2021-08-27 7:09 ` [PULL 02/18] spapr_pci: Fix leak in spapr_phb_vfio_get_loc_code() with g_autofree David Gibson
2021-08-27 7:09 ` [PULL 03/18] target/ppc: divided mmu_helper.c in 2 files David Gibson
2021-08-27 7:09 ` [PULL 04/18] target/ppc: moved ppc_store_sdr1 to mmu_common.c David Gibson
2021-08-27 7:09 ` [PULL 05/18] target/ppc: moved store_40x_sler to helper_regs.c David Gibson
2021-08-27 7:09 ` [PULL 06/18] ppc/pnv: update skiboot to commit 820d43c0a775 David Gibson
2021-08-27 7:09 ` [PULL 07/18] ppc: Add a POWER10 DD2 CPU David Gibson
2021-08-27 7:09 ` [PULL 08/18] ppc/pnv: Change the POWER10 machine to support DD2 only David Gibson
2021-08-27 7:09 ` [PULL 09/18] ppc/pnv: powerpc_excp: Do not discard HDECR exception when entering power-saving mode David Gibson
2021-08-27 7:09 ` [PULL 10/18] ppc/pnv: Use a simple incrementing index for the chip-id David Gibson
2021-08-27 7:09 ` [PULL 11/18] ppc/pnv: Distribute RAM among the chips David Gibson
2021-08-27 7:09 ` [PULL 12/18] ppc/pnv: add a chip topology index for POWER10 David Gibson
2021-08-27 7:09 ` [PULL 13/18] ppc/xive: Export PQ get/set routines David Gibson
2021-08-27 7:09 ` [PULL 14/18] ppc/xive: Export xive_presenter_notify() David Gibson
2021-08-27 7:09 ` [PULL 15/18] include/qemu/int128.h: define struct Int128 according to the host endianness David Gibson
2021-08-27 7:09 ` [PULL 16/18] target/ppc: fix vextu[bhw][lr]x helpers David Gibson
2021-08-27 7:09 ` [PULL 17/18] include/qemu/int128.h: introduce bswap128s David Gibson
2021-08-27 7:09 ` [PULL 18/18] target/ppc: fix vector registers access in gdbstub for little-endian David Gibson
2021-08-28 14:13 ` [PULL 00/18] ppc-for-6.2 queue 20210827 Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210827070946.219970-1-david@gibson.dropbear.id.au \
--to=david@gibson.dropbear.id.au \
--cc=groug@kaod.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).