From: Andrew Jones <drjones@redhat.com>
To: Shuuichirou Ishii <ishii.shuuichir@fujitsu.com>
Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org, qemu-devel@nongnu.org
Subject: Re: [PATCH v5 3/3] tests/arm-cpu-features: Add A64FX processor related
Date: Mon, 30 Aug 2021 10:41:07 +0200 [thread overview]
Message-ID: <20210830084107.ce43ww5glhtmwor6@gator.home> (raw)
In-Reply-To: <20210830082820.2690275-4-ishii.shuuichir@fujitsu.com>
On Mon, Aug 30, 2021 at 05:28:20PM +0900, Shuuichirou Ishii wrote:
nit: A commit message would be nice, even if it's just a simple
sentence expanding on the summary.
> Signed-off-by: Shuuichirou Ishii <ishii.shuuichir@fujitsu.com>
> ---
> tests/qtest/arm-cpu-features.c | 13 +++++++++++++
> 1 file changed, 13 insertions(+)
>
> diff --git a/tests/qtest/arm-cpu-features.c b/tests/qtest/arm-cpu-features.c
> index 8252b85bb8..90a87f0ea9 100644
> --- a/tests/qtest/arm-cpu-features.c
> +++ b/tests/qtest/arm-cpu-features.c
> @@ -473,6 +473,19 @@ static void test_query_cpu_model_expansion(const void *data)
> assert_has_feature_enabled(qts, "cortex-a57", "pmu");
> assert_has_feature_enabled(qts, "cortex-a57", "aarch64");
>
> + assert_has_feature_enabled(qts, "a64fx", "pmu");
> + assert_has_feature_enabled(qts, "a64fx", "aarch64");
> + /*
> + * A64FX does not support any other vector lengths besides those
> + * that are enabled by default(128bit, 256bits, 512bit).
> + */
> + assert_has_feature_enabled(qts, "a64fx", "sve");
> + assert_sve_vls(qts, "a64fx", 0xb, NULL);
> + assert_error(qts, "a64fx", "cannot enable sve384",
> + "{ 'sve384': true }");
> + assert_error(qts, "a64fx", "cannot enable sve640",
> + "{ 'sve640': true }");
> +
> sve_tests_default(qts, "max");
> pauth_tests_default(qts, "max");
>
> --
> 2.27.0
>
Reviewed-by: Andrew Jones <drjones@redhat.com>
prev parent reply other threads:[~2021-08-30 8:42 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-08-30 8:28 [PATCH v5 0/3] Add support for Fujitsu A64FX processor Shuuichirou Ishii
2021-08-30 8:28 ` [PATCH v5 1/3] target-arm: Add support for Fujitsu A64FX Shuuichirou Ishii
2021-08-30 8:39 ` Andrew Jones
2021-08-30 9:03 ` ishii.shuuichir
2021-08-30 8:28 ` [PATCH v5 2/3] hw/arm/virt: target-arm: Add A64FX processor support to virt machine Shuuichirou Ishii
2021-08-30 8:40 ` Andrew Jones
2021-08-30 8:28 ` [PATCH v5 3/3] tests/arm-cpu-features: Add A64FX processor related Shuuichirou Ishii
2021-08-30 8:41 ` Andrew Jones [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210830084107.ce43ww5glhtmwor6@gator.home \
--to=drjones@redhat.com \
--cc=ishii.shuuichir@fujitsu.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).