From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL 00/27] target-arm queue
Date: Mon, 20 Sep 2021 15:19:20 +0100 [thread overview]
Message-ID: <20210920141947.5537-1-peter.maydell@linaro.org> (raw)
arm queue: big stuff here is my MVE codegen optimisation,
and Alex's Apple Silicon hvf support.
-- PMM
The following changes since commit 7adb961995a3744f51396502b33ad04a56a317c3:
Merge remote-tracking branch 'remotes/dgilbert-gitlab/tags/pull-virtiofs-20210916' into staging (2021-09-19 18:53:29 +0100)
are available in the Git repository at:
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210920
for you to fetch changes up to 1dc5a60bfe406bc1122d68cbdefda38d23134b27:
target/arm: Optimize MVE 1op-immediate insns (2021-09-20 14:18:01 +0100)
----------------------------------------------------------------
target-arm queue:
* Optimize codegen for MVE when predication not active
* hvf: Add Apple Silicon support
* hw/intc: Set GIC maintenance interrupt level to only 0 or 1
* Fix mishandling of MVE FPSCR.LTPSIZE reset for usermode emulator
* elf2dmp: Fix coverity nits
----------------------------------------------------------------
Alexander Graf (7):
arm: Move PMC register definitions to internals.h
hvf: Add execute to dirty log permission bitmap
hvf: Introduce hvf_arch_init() callback
hvf: Add Apple Silicon support
hvf: arm: Implement PSCI handling
arm: Add Hypervisor.framework build target
hvf: arm: Add rudimentary PMC support
Peter Collingbourne (1):
arm/hvf: Add a WFI handler
Peter Maydell (18):
elf2dmp: Check curl_easy_setopt() return value
elf2dmp: Fail cleanly if PDB file specifies zero block_size
target/arm: Don't skip M-profile reset entirely in user mode
target/arm: Always clear exclusive monitor on reset
target/arm: Consolidate ifdef blocks in reset
hvf: arm: Implement -cpu host
target/arm: Avoid goto_tb if we're trying to exit to the main loop
target/arm: Enforce that FPDSCR.LTPSIZE is 4 on inbound migration
target/arm: Add TB flag for "MVE insns not predicated"
target/arm: Optimize MVE logic ops
target/arm: Optimize MVE arithmetic ops
target/arm: Optimize MVE VNEG, VABS
target/arm: Optimize MVE VDUP
target/arm: Optimize MVE VMVN
target/arm: Optimize MVE VSHL, VSHR immediate forms
target/arm: Optimize MVE VSHLL and VMOVL
target/arm: Optimize MVE VSLI and VSRI
target/arm: Optimize MVE 1op-immediate insns
Shashi Mallela (1):
hw/intc: Set GIC maintenance interrupt level to only 0 or 1
meson.build | 8 +
include/sysemu/hvf_int.h | 12 +-
target/arm/cpu.h | 6 +-
target/arm/hvf_arm.h | 18 +
target/arm/internals.h | 44 ++
target/arm/kvm_arm.h | 2 -
target/arm/translate.h | 2 +
accel/hvf/hvf-accel-ops.c | 21 +-
contrib/elf2dmp/download.c | 22 +-
contrib/elf2dmp/pdb.c | 4 +
hw/intc/arm_gicv3_cpuif.c | 5 +-
target/arm/cpu.c | 56 +-
target/arm/helper.c | 77 ++-
target/arm/hvf/hvf.c | 1278 +++++++++++++++++++++++++++++++++++++++++
target/arm/machine.c | 13 +
target/arm/translate-m-nocp.c | 8 +-
target/arm/translate-mve.c | 310 +++++++---
target/arm/translate-vfp.c | 33 +-
target/arm/translate.c | 42 +-
target/i386/hvf/hvf.c | 10 +
MAINTAINERS | 5 +
target/arm/hvf/meson.build | 3 +
target/arm/hvf/trace-events | 11 +
target/arm/meson.build | 2 +
24 files changed, 1824 insertions(+), 168 deletions(-)
create mode 100644 target/arm/hvf_arm.h
create mode 100644 target/arm/hvf/hvf.c
create mode 100644 target/arm/hvf/meson.build
create mode 100644 target/arm/hvf/trace-events
next reply other threads:[~2021-09-20 14:37 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-20 14:19 Peter Maydell [this message]
2021-09-20 14:19 ` [PULL 01/27] elf2dmp: Check curl_easy_setopt() return value Peter Maydell
2021-09-20 14:19 ` [PULL 02/27] elf2dmp: Fail cleanly if PDB file specifies zero block_size Peter Maydell
2021-09-20 14:19 ` [PULL 03/27] target/arm: Don't skip M-profile reset entirely in user mode Peter Maydell
2021-09-20 14:19 ` [PULL 04/27] target/arm: Always clear exclusive monitor on reset Peter Maydell
2021-09-20 14:19 ` [PULL 05/27] target/arm: Consolidate ifdef blocks in reset Peter Maydell
2021-09-20 14:19 ` [PULL 06/27] hw/intc: Set GIC maintenance interrupt level to only 0 or 1 Peter Maydell
2021-09-20 14:19 ` [PULL 07/27] arm: Move PMC register definitions to internals.h Peter Maydell
2021-09-20 14:19 ` [PULL 08/27] hvf: Add execute to dirty log permission bitmap Peter Maydell
2021-09-20 14:19 ` [PULL 09/27] hvf: Introduce hvf_arch_init() callback Peter Maydell
2021-09-20 14:19 ` [PULL 10/27] hvf: Add Apple Silicon support Peter Maydell
2021-09-20 14:19 ` [PULL 11/27] arm/hvf: Add a WFI handler Peter Maydell
2021-09-20 14:19 ` [PULL 12/27] hvf: arm: Implement -cpu host Peter Maydell
2021-09-20 14:19 ` [PULL 13/27] hvf: arm: Implement PSCI handling Peter Maydell
2021-09-20 14:19 ` [PULL 14/27] arm: Add Hypervisor.framework build target Peter Maydell
2021-09-20 14:19 ` [PULL 15/27] hvf: arm: Add rudimentary PMC support Peter Maydell
2021-09-20 14:19 ` [PULL 16/27] target/arm: Avoid goto_tb if we're trying to exit to the main loop Peter Maydell
2021-09-20 14:19 ` [PULL 17/27] target/arm: Enforce that FPDSCR.LTPSIZE is 4 on inbound migration Peter Maydell
2021-09-20 14:19 ` [PULL 18/27] target/arm: Add TB flag for "MVE insns not predicated" Peter Maydell
2021-09-20 14:19 ` [PULL 19/27] target/arm: Optimize MVE logic ops Peter Maydell
2021-09-20 14:19 ` [PULL 20/27] target/arm: Optimize MVE arithmetic ops Peter Maydell
2021-09-20 14:19 ` [PULL 21/27] target/arm: Optimize MVE VNEG, VABS Peter Maydell
2021-09-20 14:19 ` [PULL 22/27] target/arm: Optimize MVE VDUP Peter Maydell
2021-09-20 14:19 ` [PULL 23/27] target/arm: Optimize MVE VMVN Peter Maydell
2021-09-20 14:19 ` [PULL 24/27] target/arm: Optimize MVE VSHL, VSHR immediate forms Peter Maydell
2021-09-20 14:19 ` [PULL 25/27] target/arm: Optimize MVE VSHLL and VMOVL Peter Maydell
2021-09-20 14:19 ` [PULL 26/27] target/arm: Optimize MVE VSLI and VSRI Peter Maydell
2021-09-20 14:19 ` [PULL 27/27] target/arm: Optimize MVE 1op-immediate insns Peter Maydell
-- strict thread matches above, loose matches on Subject: below --
2024-09-13 15:13 [PULL 00/27] target-arm queue Peter Maydell
2024-09-13 18:05 ` Peter Maydell
2020-08-24 9:47 Peter Maydell
2020-08-24 13:53 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210920141947.5537-1-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).