From: WANG Xuerui <git@xen0n.name>
To: qemu-devel@nongnu.org
Cc: "Peter Maydell" <peter.maydell@linaro.org>,
"XiaoJuan Yang" <yangxiaojuan@loongson.cn>,
"Richard Henderson" <richard.henderson@linaro.org>,
"Philippe Mathieu-Daudé" <f4bug@amsat.org>,
"Laurent Vivier" <laurent@vivier.eu>,
"WANG Xuerui" <git@xen0n.name>,
"Alex Bennée" <alex.bennee@linaro.org>,
"Song Gao" <gaosong@loongson.cn>
Subject: [PATCH v10 02/31] MAINTAINERS: Add tcg/loongarch64 entry with myself as maintainer
Date: Wed, 15 Dec 2021 20:51:07 +0800 [thread overview]
Message-ID: <20211215125136.3449717-3-git@xen0n.name> (raw)
In-Reply-To: <20211215125136.3449717-1-git@xen0n.name>
I ported the initial code, so I should maintain it of course.
Signed-off-by: WANG Xuerui <git@xen0n.name>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
---
MAINTAINERS | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/MAINTAINERS b/MAINTAINERS
index 3fd57f8fac..1312a00f0d 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -3138,6 +3138,11 @@ S: Maintained
F: tcg/i386/
F: disas/i386.c
+LoongArch64 TCG target
+M: WANG Xuerui <git@xen0n.name>
+S: Maintained
+F: tcg/loongarch64/
+
MIPS TCG target
M: Philippe Mathieu-Daudé <f4bug@amsat.org>
R: Aurelien Jarno <aurelien@aurel32.net>
--
2.34.0
next prev parent reply other threads:[~2021-12-15 13:03 UTC|newest]
Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-12-15 12:51 [PATCH v10 00/31] LoongArch64 port of QEMU TCG WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 01/31] elf: Add machine type value for LoongArch WANG Xuerui
2021-12-15 12:51 ` WANG Xuerui [this message]
2021-12-15 12:51 ` [PATCH v10 03/31] tcg/loongarch64: Add the tcg-target.h file WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 04/31] tcg/loongarch64: Add generated instruction opcodes and encoding helpers WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 05/31] tcg/loongarch64: Add register names, allocation order and input/output sets WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 06/31] tcg/loongarch64: Define the operand constraints WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 07/31] tcg/loongarch64: Implement necessary relocation operations WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 08/31] tcg/loongarch64: Implement the memory barrier op WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 09/31] tcg/loongarch64: Implement tcg_out_mov and tcg_out_movi WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 10/31] tcg/loongarch64: Implement goto_ptr WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 11/31] tcg/loongarch64: Implement sign-/zero-extension ops WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 12/31] tcg/loongarch64: Implement not/and/or/xor/nor/andc/orc ops WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 13/31] tcg/loongarch64: Implement deposit/extract ops WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 14/31] tcg/loongarch64: Implement bswap{16,32,64} ops WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 15/31] tcg/loongarch64: Implement clz/ctz ops WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 16/31] tcg/loongarch64: Implement shl/shr/sar/rotl/rotr ops WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 17/31] tcg/loongarch64: Implement add/sub ops WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 18/31] tcg/loongarch64: Implement mul/mulsh/muluh/div/divu/rem/remu ops WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 19/31] tcg/loongarch64: Implement br/brcond ops WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 20/31] tcg/loongarch64: Implement setcond ops WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 21/31] tcg/loongarch64: Implement tcg_out_call WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 22/31] tcg/loongarch64: Implement simple load/store ops WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 23/31] tcg/loongarch64: Add softmmu load/store helpers, implement qemu_ld/qemu_st ops WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 24/31] tcg/loongarch64: Implement tcg_target_qemu_prologue WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 25/31] tcg/loongarch64: Implement exit_tb/goto_tb WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 26/31] tcg/loongarch64: Implement tcg_target_init WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 27/31] tcg/loongarch64: Register the JIT WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 28/31] common-user: Add safe syscall handling for loongarch64 hosts WANG Xuerui
2021-12-15 17:30 ` Richard Henderson
2021-12-15 12:51 ` [PATCH v10 29/31] linux-user: Implement CPU-specific signal handler " WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 30/31] configure, meson.build: Mark support " WANG Xuerui
2021-12-15 12:51 ` [PATCH v10 31/31] tests/docker: Add gentoo-loongarch64-cross image and run cross builds in GitLab WANG Xuerui
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211215125136.3449717-3-git@xen0n.name \
--to=git@xen0n.name \
--cc=alex.bennee@linaro.org \
--cc=f4bug@amsat.org \
--cc=gaosong@loongson.cn \
--cc=laurent@vivier.eu \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=yangxiaojuan@loongson.cn \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).