From: "Michael S. Tsirkin" <mst@redhat.com>
To: Lukasz Maniak <lukasz.maniak@linux.intel.com>
Cc: "Klaus Jensen" <its@irrelevant.dk>,
"Keith Busch" <kbusch@kernel.org>,
qemu-devel@nongnu.org, qemu-block@nongnu.org,
"Łukasz Gieryk" <lukasz.gieryk@linux.intel.com>
Subject: Re: [PATCH v5 00/15] hw/nvme: SR-IOV with Virtualization Enhancements
Date: Fri, 18 Feb 2022 03:26:07 -0500 [thread overview]
Message-ID: <20220218032528-mutt-send-email-mst@kernel.org> (raw)
In-Reply-To: <20220217174504.1051716-1-lukasz.maniak@linux.intel.com>
On Thu, Feb 17, 2022 at 06:44:49PM +0100, Lukasz Maniak wrote:
> Changes since v4:
> - Added hello world example for SR-IOV to the docs
> - Moved AER initialization from nvme_init_ctrl to nvme_init_state
> - Fixed division by zero issue in calculation of vqfrt and vifrt
> capabilities
So do you want to merge it all with nvme bits? which tree is this for?
Or would you like me to merge the pci bits for now?
Thanks!
> Knut Omang (2):
> pcie: Add support for Single Root I/O Virtualization (SR/IOV)
> pcie: Add some SR/IOV API documentation in docs/pcie_sriov.txt
>
> Lukasz Maniak (4):
> hw/nvme: Add support for SR-IOV
> hw/nvme: Add support for Primary Controller Capabilities
> hw/nvme: Add support for Secondary Controller List
> docs: Add documentation for SR-IOV and Virtualization Enhancements
>
> Łukasz Gieryk (9):
> pcie: Add a helper to the SR/IOV API
> pcie: Add 1.2 version token for the Power Management Capability
> hw/nvme: Implement the Function Level Reset
> hw/nvme: Make max_ioqpairs and msix_qsize configurable in runtime
> hw/nvme: Remove reg_size variable and update BAR0 size calculation
> hw/nvme: Calculate BAR attributes in a function
> hw/nvme: Initialize capability structures for primary/secondary
> controllers
> hw/nvme: Add support for the Virtualization Management command
> hw/nvme: Update the initalization place for the AER queue
>
> docs/pcie_sriov.txt | 115 ++++++
> docs/system/devices/nvme.rst | 82 +++++
> hw/nvme/ctrl.c | 674 ++++++++++++++++++++++++++++++++---
> hw/nvme/ns.c | 2 +-
> hw/nvme/nvme.h | 55 ++-
> hw/nvme/subsys.c | 75 +++-
> hw/nvme/trace-events | 6 +
> hw/pci/meson.build | 1 +
> hw/pci/pci.c | 100 ++++--
> hw/pci/pcie.c | 5 +
> hw/pci/pcie_sriov.c | 302 ++++++++++++++++
> hw/pci/trace-events | 5 +
> include/block/nvme.h | 65 ++++
> include/hw/pci/pci.h | 12 +-
> include/hw/pci/pci_ids.h | 1 +
> include/hw/pci/pci_regs.h | 1 +
> include/hw/pci/pcie.h | 6 +
> include/hw/pci/pcie_sriov.h | 77 ++++
> include/qemu/typedefs.h | 2 +
> 19 files changed, 1505 insertions(+), 81 deletions(-)
> create mode 100644 docs/pcie_sriov.txt
> create mode 100644 hw/pci/pcie_sriov.c
> create mode 100644 include/hw/pci/pcie_sriov.h
>
> --
> 2.25.1
>
>
>
next prev parent reply other threads:[~2022-02-18 8:33 UTC|newest]
Thread overview: 35+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-02-17 17:44 [PATCH v5 00/15] hw/nvme: SR-IOV with Virtualization Enhancements Lukasz Maniak
2022-02-17 17:44 ` [PATCH v5 01/15] pcie: Add support for Single Root I/O Virtualization (SR/IOV) Lukasz Maniak
2022-02-18 8:24 ` Michael S. Tsirkin
2022-02-17 17:44 ` [PATCH v5 02/15] pcie: Add some SR/IOV API documentation in docs/pcie_sriov.txt Lukasz Maniak
2022-02-18 8:24 ` Michael S. Tsirkin
2022-02-17 17:44 ` [PATCH v5 03/15] pcie: Add a helper to the SR/IOV API Lukasz Maniak
2022-02-18 8:25 ` Michael S. Tsirkin
2022-02-17 17:44 ` [PATCH v5 04/15] pcie: Add 1.2 version token for the Power Management Capability Lukasz Maniak
2022-02-18 8:25 ` Michael S. Tsirkin
2022-02-17 17:44 ` [PATCH v5 05/15] hw/nvme: Add support for SR-IOV Lukasz Maniak
2022-02-18 7:06 ` Klaus Jensen
2022-02-17 17:44 ` [PATCH v5 06/15] hw/nvme: Add support for Primary Controller Capabilities Lukasz Maniak
2022-02-17 17:44 ` [PATCH v5 07/15] hw/nvme: Add support for Secondary Controller List Lukasz Maniak
2022-02-17 17:44 ` [PATCH v5 08/15] hw/nvme: Implement the Function Level Reset Lukasz Maniak
2022-02-17 17:44 ` [PATCH v5 09/15] hw/nvme: Make max_ioqpairs and msix_qsize configurable in runtime Lukasz Maniak
2022-03-01 12:22 ` Klaus Jensen
2022-02-17 17:44 ` [PATCH v5 10/15] hw/nvme: Remove reg_size variable and update BAR0 size calculation Lukasz Maniak
2022-02-17 17:45 ` [PATCH v5 11/15] hw/nvme: Calculate BAR attributes in a function Lukasz Maniak
2022-02-17 17:45 ` [PATCH v5 12/15] hw/nvme: Initialize capability structures for primary/secondary controllers Lukasz Maniak
2022-02-18 14:37 ` Lukasz Maniak
2022-02-17 17:45 ` [PATCH v5 13/15] hw/nvme: Add support for the Virtualization Management command Lukasz Maniak
2022-03-01 13:07 ` Klaus Jensen
2022-03-09 12:41 ` Łukasz Gieryk
2022-03-11 12:20 ` Lukasz Maniak
2022-02-17 17:45 ` [PATCH v5 14/15] docs: Add documentation for SR-IOV and Virtualization Enhancements Lukasz Maniak
2022-03-01 12:23 ` Klaus Jensen
2022-03-21 12:36 ` Lukasz Maniak
2022-03-22 6:15 ` Klaus Jensen
2022-02-17 17:45 ` [PATCH v5 15/15] hw/nvme: Update the initalization place for the AER queue Lukasz Maniak
2022-02-18 6:49 ` Klaus Jensen
2022-02-18 8:23 ` [PATCH v5 00/15] hw/nvme: SR-IOV with Virtualization Enhancements Michael S. Tsirkin
2022-02-18 14:33 ` Lukasz Maniak
2022-02-18 8:26 ` Michael S. Tsirkin [this message]
2022-02-18 8:51 ` Klaus Jensen
2022-02-18 9:33 ` Michael S. Tsirkin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220218032528-mutt-send-email-mst@kernel.org \
--to=mst@redhat.com \
--cc=its@irrelevant.dk \
--cc=kbusch@kernel.org \
--cc=lukasz.gieryk@linux.intel.com \
--cc=lukasz.maniak@linux.intel.com \
--cc=qemu-block@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).