From: Xiaojuan Yang <yangxiaojuan@loongson.cn>
To: qemu-devel@nongnu.org
Cc: mark.cave-ayland@ilande.co.uk, richard.henderson@linaro.org
Subject: [RFC PATCH v6 00/29] Add LoongArch softmmu support
Date: Fri, 25 Feb 2022 03:02:39 -0500 [thread overview]
Message-ID: <20220225080308.1405-1-yangxiaojuan@loongson.cn> (raw)
This series patch add softmmu support for LoongArch.
The latest kernel:
* https://github.com/loongson/linux/tree/loongarch-next
The latest uefi:
* https://github.com/loongson/edk2
* https://github.com/loongson/edk2-platforms
The manual:
* https://github.com/loongson/LoongArch-Documentation/releases/tag/2021.10.11
You can get LoongArch qemu series like this:
git clone https://github.com/loongson/qemu.git
git checkout tcg-dev
Changes for v6:
1. Add the new loongarch_cpu_init function.
2. Improved extioi memory region.
3. Replaced the original LS7A bridge with a new GPEX bridge.
Changes for v5:
1. Fix host bridge map irq function.
2. Move cpu timer init function into machine init.
3. Adjust memory region layout.
4. Add the documentation at docs/system/loongarch/loongson3.rst.
- Introduction to 3a5000 virt.
- Output of "info mtree".
Changes for v4:
1. Uefi code is open and add some fdt interface to pass info between qemu and uefi.
2. Use a per cpu address space for iocsr.
3. Modify the tlb emulation.
4. Machine and board code mainly follow Mark's advice.
5. Adjust pci host space map.
6. Use more memregion to simplify the interrupt controller's emulate.
Changes for v3:
1.Target code mainly follow Richard's code review comments.
2.Put the csr and iocsr read/write instruction emulate into 2 different patch.
3.Simply the tlb emulation.
4.Delete some unused csr registers defintion.
5.Machine and board code mainly follow Mark's advice, discard the obsolete interface.
6.NUMA function is removed for it is not completed.
7.Adjust some format problem and the Naming problem
Changes for v3:
1.Target code mainly follow Richard's code review comments.
2.Put the csr and iocsr read/write instruction emulate into 2 different patch.
3.Simply the tlb emulation.
4.Delete some unused csr registers defintion.
5.Machine and board code mainly follow Mark's advice, discard the obsolete interface.
6.NUMA function is removed for it is not completed.
7.Adjust some format problem and the Naming problem
Changes for v2:
1.Combine patch 2 and 3 into one.
2.Adjust the order of the patch.
3.Put all the binaries on the github.
4.Modify some emulate errors when use the kernel from the github.
5.Adjust some format problem and the Naming problem
6.Others mainly follow Richard's code review comments.
Please help review!
Thanks
Xiaojuan Yang (29):
target/loongarch: Add system emulation introduction
target/loongarch: Add CSRs definition
target/loongarch: Add basic vmstate description of CPU.
target/loongarch: Implement qmp_query_cpu_definitions()
target/loongarch: Add constant timer support
target/loongarch: Add MMU support for LoongArch CPU.
target/loongarch: Add LoongArch CSR instruction
target/loongarch: Add LoongArch IOCSR instruction
target/loongarch: Add TLB instruction support
target/loongarch: Add other core instructions support
target/loongarch: Add LoongArch interrupt and exception handle
target/loongarch: Add timer related instructions support.
target/loongarch: Add gdb support.
hw/loongarch: Add support loongson3 virt machine type.
hw/loongarch: Add LoongArch cpu interrupt support(CPUINTC)
hw/loongarch: Add LoongArch ipi interrupt support(IPI)
hw/intc: Add LoongArch ls7a interrupt controller support(PCH-PIC)
hw/intc: Add LoongArch ls7a msi interrupt controller support(PCH-MSI)
hw/intc: Add LoongArch extioi interrupt controller(EIOINTC)
hw/loongarch: Add irq hierarchy for the system
Enable common virtio pci support for LoongArch
hw/loongarch: Add some devices support for 3A5000.
hw/loongarch: Add LoongArch ls7a rtc device support
hw/loongarch: Add default bios startup support.
hw/loongarch: Add -kernel and -initrd options support
hw/loongarch: Add LoongArch smbios support
hw/loongarch: Add LoongArch acpi support
hw/loongarch: Add fdt support.
tests/tcg/loongarch64: Add hello/memory test in loongarch64 system
MAINTAINERS | 20 +
.../devices/loongarch64-softmmu/default.mak | 3 +
configs/targets/loongarch64-softmmu.mak | 4 +
docs/system/loongarch/loongson3.rst | 37 +
gdb-xml/loongarch-base64.xml | 43 +
gdb-xml/loongarch-fpu64.xml | 57 ++
hw/Kconfig | 1 +
hw/acpi/Kconfig | 4 +
hw/acpi/ls7a.c | 374 +++++++++
hw/acpi/meson.build | 1 +
hw/intc/Kconfig | 15 +
hw/intc/loongarch_extioi.c | 417 ++++++++++
hw/intc/loongarch_ipi.c | 164 ++++
hw/intc/loongarch_pch_msi.c | 75 ++
hw/intc/loongarch_pch_pic.c | 488 +++++++++++
hw/intc/meson.build | 4 +
hw/intc/trace-events | 27 +
hw/loongarch/Kconfig | 23 +
hw/loongarch/acpi-build.c | 636 +++++++++++++++
hw/loongarch/fw_cfg.c | 33 +
hw/loongarch/fw_cfg.h | 15 +
hw/loongarch/loongson3.c | 752 +++++++++++++++++
hw/loongarch/meson.build | 6 +
hw/meson.build | 1 +
hw/rtc/Kconfig | 3 +
hw/rtc/ls7a_rtc.c | 323 ++++++++
hw/rtc/meson.build | 1 +
include/exec/poison.h | 2 +
include/hw/acpi/ls7a.h | 53 ++
include/hw/intc/loongarch_extioi.h | 79 ++
include/hw/intc/loongarch_ipi.h | 48 ++
include/hw/intc/loongarch_pch_msi.h | 21 +
include/hw/intc/loongarch_pch_pic.h | 81 ++
include/hw/loongarch/loongarch.h | 77 ++
include/hw/pci-host/ls7a.h | 48 ++
include/sysemu/arch_init.h | 1 +
linux-user/loongarch64/cpu_loop.c | 8 +-
qapi/machine-target.json | 6 +-
qapi/machine.json | 2 +-
softmmu/qdev-monitor.c | 3 +-
target/Kconfig | 1 +
target/loongarch/Kconfig | 2 +
target/loongarch/README | 28 +
target/loongarch/constant_timer.c | 62 ++
target/loongarch/cpu-csr.h | 236 ++++++
target/loongarch/cpu-param.h | 2 +-
target/loongarch/cpu.c | 354 +++++++-
target/loongarch/cpu.h | 218 ++++-
target/loongarch/csr_helper.c | 112 +++
target/loongarch/disas.c | 57 ++
target/loongarch/fpu_helper.c | 2 +-
target/loongarch/gdbstub.c | 97 +++
target/loongarch/helper.h | 26 +
target/loongarch/insn_trans/trans_extra.c.inc | 36 +-
.../insn_trans/trans_privileged.c.inc | 410 ++++++++++
target/loongarch/insns.decode | 44 +
target/loongarch/internals.h | 28 +
target/loongarch/iocsr_helper.c | 139 ++++
target/loongarch/machine.c | 102 +++
target/loongarch/meson.build | 11 +
target/loongarch/op_helper.c | 52 ++
target/loongarch/tlb_helper.c | 767 ++++++++++++++++++
target/loongarch/translate.c | 9 +-
tests/tcg/loongarch64/Makefile.softmmu-target | 33 +
tests/tcg/loongarch64/system/boot.S | 56 ++
tests/tcg/loongarch64/system/kernel.ld | 30 +
tests/tcg/loongarch64/system/regdef.h | 86 ++
67 files changed, 6925 insertions(+), 31 deletions(-)
create mode 100644 configs/devices/loongarch64-softmmu/default.mak
create mode 100644 configs/targets/loongarch64-softmmu.mak
create mode 100644 docs/system/loongarch/loongson3.rst
create mode 100644 gdb-xml/loongarch-base64.xml
create mode 100644 gdb-xml/loongarch-fpu64.xml
create mode 100644 hw/acpi/ls7a.c
create mode 100644 hw/intc/loongarch_extioi.c
create mode 100644 hw/intc/loongarch_ipi.c
create mode 100644 hw/intc/loongarch_pch_msi.c
create mode 100644 hw/intc/loongarch_pch_pic.c
create mode 100644 hw/loongarch/Kconfig
create mode 100644 hw/loongarch/acpi-build.c
create mode 100644 hw/loongarch/fw_cfg.c
create mode 100644 hw/loongarch/fw_cfg.h
create mode 100644 hw/loongarch/loongson3.c
create mode 100644 hw/loongarch/meson.build
create mode 100644 hw/rtc/ls7a_rtc.c
create mode 100644 include/hw/acpi/ls7a.h
create mode 100644 include/hw/intc/loongarch_extioi.h
create mode 100644 include/hw/intc/loongarch_ipi.h
create mode 100644 include/hw/intc/loongarch_pch_msi.h
create mode 100644 include/hw/intc/loongarch_pch_pic.h
create mode 100644 include/hw/loongarch/loongarch.h
create mode 100644 include/hw/pci-host/ls7a.h
create mode 100644 target/loongarch/Kconfig
create mode 100644 target/loongarch/constant_timer.c
create mode 100644 target/loongarch/cpu-csr.h
create mode 100644 target/loongarch/csr_helper.c
create mode 100644 target/loongarch/gdbstub.c
create mode 100644 target/loongarch/insn_trans/trans_privileged.c.inc
create mode 100644 target/loongarch/iocsr_helper.c
create mode 100644 target/loongarch/machine.c
create mode 100644 target/loongarch/tlb_helper.c
create mode 100644 tests/tcg/loongarch64/Makefile.softmmu-target
create mode 100644 tests/tcg/loongarch64/system/boot.S
create mode 100644 tests/tcg/loongarch64/system/kernel.ld
create mode 100644 tests/tcg/loongarch64/system/regdef.h
--
2.27.0
next reply other threads:[~2022-02-25 8:21 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-02-25 8:02 Xiaojuan Yang [this message]
2022-02-25 8:02 ` [RFC PATCH v6 01/29] target/loongarch: Add system emulation introduction Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 02/29] target/loongarch: Add CSRs definition Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 03/29] target/loongarch: Add basic vmstate description of CPU Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 04/29] target/loongarch: Implement qmp_query_cpu_definitions() Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 05/29] target/loongarch: Add constant timer support Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 06/29] target/loongarch: Add MMU support for LoongArch CPU Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 07/29] target/loongarch: Add LoongArch CSR instruction Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 08/29] target/loongarch: Add LoongArch IOCSR instruction Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 09/29] target/loongarch: Add TLB instruction support Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 10/29] target/loongarch: Add other core instructions support Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 11/29] target/loongarch: Add LoongArch interrupt and exception handle Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 12/29] target/loongarch: Add timer related instructions support Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 13/29] target/loongarch: Add gdb support Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 14/29] hw/loongarch: Add support loongson3 virt machine type Xiaojuan Yang
2022-03-19 12:14 ` Mark Cave-Ayland
2022-02-25 8:02 ` [RFC PATCH v6 15/29] hw/loongarch: Add LoongArch cpu interrupt support(CPUINTC) Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 16/29] hw/loongarch: Add LoongArch ipi interrupt support(IPI) Xiaojuan Yang
2022-03-19 12:16 ` Mark Cave-Ayland
2022-02-25 8:02 ` [RFC PATCH v6 17/29] hw/intc: Add LoongArch ls7a interrupt controller support(PCH-PIC) Xiaojuan Yang
2022-03-19 12:20 ` Mark Cave-Ayland
2022-02-25 8:02 ` [RFC PATCH v6 18/29] hw/intc: Add LoongArch ls7a msi interrupt controller support(PCH-MSI) Xiaojuan Yang
2022-02-25 8:02 ` [RFC PATCH v6 19/29] hw/intc: Add LoongArch extioi interrupt controller(EIOINTC) Xiaojuan Yang
2022-03-19 12:25 ` Mark Cave-Ayland
2022-02-25 8:02 ` [RFC PATCH v6 20/29] hw/loongarch: Add irq hierarchy for the system Xiaojuan Yang
2022-02-25 8:03 ` [RFC PATCH v6 21/29] Enable common virtio pci support for LoongArch Xiaojuan Yang
2022-02-25 8:03 ` [RFC PATCH v6 22/29] hw/loongarch: Add some devices support for 3A5000 Xiaojuan Yang
2022-02-25 8:03 ` [RFC PATCH v6 23/29] hw/loongarch: Add LoongArch ls7a rtc device support Xiaojuan Yang
2022-03-19 12:35 ` Mark Cave-Ayland
2022-02-25 8:03 ` [RFC PATCH v6 24/29] hw/loongarch: Add default bios startup support Xiaojuan Yang
2022-02-25 8:03 ` [RFC PATCH v6 25/29] hw/loongarch: Add -kernel and -initrd options support Xiaojuan Yang
2022-02-25 8:03 ` [RFC PATCH v6 26/29] hw/loongarch: Add LoongArch smbios support Xiaojuan Yang
2022-02-25 8:03 ` [RFC PATCH v6 27/29] hw/loongarch: Add LoongArch acpi support Xiaojuan Yang
2022-02-25 8:03 ` [RFC PATCH v6 28/29] hw/loongarch: Add fdt support Xiaojuan Yang
2022-02-25 8:03 ` [RFC PATCH v6 29/29] tests/tcg/loongarch64: Add hello/memory test in loongarch64 system Xiaojuan Yang
2022-03-11 2:03 ` [RFC PATCH v6 00/29] Add LoongArch softmmu support yangxiaojuan
-- strict thread matches above, loose matches on Subject: below --
2022-02-25 8:01 Xiaojuan Yang
2022-03-19 12:36 ` Mark Cave-Ayland
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220225080308.1405-1-yangxiaojuan@loongson.cn \
--to=yangxiaojuan@loongson.cn \
--cc=mark.cave-ayland@ilande.co.uk \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).