From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org
Subject: [PULL v2 00/21] tcg patch queue
Date: Fri, 4 Mar 2022 09:09:51 -1000 [thread overview]
Message-ID: <20220304190951.522227-1-richard.henderson@linaro.org> (raw)
Version 2: Drop signed 32-bit guest patches while CI failure examined.
The following changes since commit 3d1fbc59665ff8a5d74b0fd30583044fe99e1117:
Merge remote-tracking branch 'remotes/nvme/tags/nvme-next-pull-request' into staging (2022-03-04 15:31:23 +0000)
are available in the Git repository at:
https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20220304
for you to fetch changes up to cf320769476c3e2820be2a6280bfa1e15baf396f:
tcg/i386: Implement bitsel for avx512 (2022-03-04 08:50:41 -1000)
----------------------------------------------------------------
Reorder do_constant_folding_cond test to satisfy valgrind.
Fix value of MAX_OPC_PARAM_IARGS.
Add opcodes for vector nand, nor, eqv.
Support vector nand, nor, eqv on PPC and S390X hosts.
Support AVX512VL, AVX512BW, AVX512DQ, and AVX512VBMI2.
----------------------------------------------------------------
Alex Bennée (1):
tcg/optimize: only read val after const check
Richard Henderson (19):
tcg: Add opcodes for vector nand, nor, eqv
tcg/ppc: Implement vector NAND, NOR, EQV
tcg/s390x: Implement vector NAND, NOR, EQV
tcg/i386: Detect AVX512
tcg/i386: Add tcg_out_evex_opc
tcg/i386: Use tcg_can_emit_vec_op in expand_vec_cmp_noinv
tcg/i386: Implement avx512 variable shifts
tcg/i386: Implement avx512 scalar shift
tcg/i386: Implement avx512 immediate sari shift
tcg/i386: Implement avx512 immediate rotate
tcg/i386: Implement avx512 variable rotate
tcg/i386: Support avx512vbmi2 vector shift-double instructions
tcg/i386: Expand vector word rotate as avx512vbmi2 shift-double
tcg/i386: Remove rotls_vec from tcg_target_op_def
tcg/i386: Expand scalar rotate with avx512 insns
tcg/i386: Implement avx512 min/max/abs
tcg/i386: Implement avx512 multiply
tcg/i386: Implement more logical operations for avx512
tcg/i386: Implement bitsel for avx512
Ziqiao Kong (1):
tcg: Set MAX_OPC_PARAM_IARGS to 7
include/qemu/cpuid.h | 20 ++-
include/tcg/tcg-opc.h | 3 +
include/tcg/tcg.h | 5 +-
tcg/aarch64/tcg-target.h | 3 +
tcg/arm/tcg-target.h | 3 +
tcg/i386/tcg-target-con-set.h | 1 +
tcg/i386/tcg-target.h | 17 +-
tcg/i386/tcg-target.opc.h | 3 +
tcg/ppc/tcg-target.h | 3 +
tcg/s390x/tcg-target.h | 3 +
tcg/optimize.c | 20 +--
tcg/tcg-op-vec.c | 27 ++-
tcg/tcg.c | 6 +
tcg/i386/tcg-target.c.inc | 387 +++++++++++++++++++++++++++++++++++-------
tcg/ppc/tcg-target.c.inc | 15 ++
tcg/s390x/tcg-target.c.inc | 17 ++
tcg/tci/tcg-target.c.inc | 2 +-
17 files changed, 441 insertions(+), 94 deletions(-)
next reply other threads:[~2022-03-04 19:19 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-03-04 19:09 Richard Henderson [this message]
2022-03-05 18:02 ` [PULL v2 00/21] tcg patch queue Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220304190951.522227-1-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).