qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: "Philippe Mathieu-Daudé" <philippe.mathieu.daude@gmail.com>
To: qemu-devel@nongnu.org
Cc: "Aleksandar Rikalo" <aleksandar.rikalo@syrmia.com>,
	"Philippe Mathieu-Daudé" <f4bug@amsat.org>
Subject: [PULL 00/16] MIPS patches for 2022-03-07
Date: Mon,  7 Mar 2022 11:11:51 +0100	[thread overview]
Message-ID: <20220307101207.90369-1-philippe.mathieu.daude@gmail.com> (raw)

From: Philippe Mathieu-Daudé <f4bug@amsat.org>

The following changes since commit 9d662a6b22a0838a85c5432385f35db2488a33a5:

  Merge remote-tracking branch 'remotes/legoater/tags/pull-ppc-20220305' into staging (2022-03-05 18:03:15 +0000)

are available in the Git repository at:

  https://github.com/philmd/qemu.git tags/mips-20220307

for you to fetch changes up to 9be5a9f464c1fc106a4aaf941f7792404c43556d:

  tests/avocado/linux_ssh_mips_malta.py: add missing accel (tcg) tag (2022-03-07 01:35:07 +0100)

----------------------------------------------------------------
MIPS patches queue

- Fix CP0 cycle counter timing
- Fix VMState of gt64120 IRQs
- Long due PIIX4 QOM cleanups
- ISA IRQ QOM'ification / cleanups

----------------------------------------------------------------

Bernhard Beschow (13):
  hw/mips/gt64xxx_pci: Fix PCI IRQ levels to be preserved during
    migration
  malta: Move PCI interrupt handling from gt64xxx_pci to piix4
  hw/isa/piix4: Resolve redundant i8259[] attribute
  hw/isa/piix4: Pass PIIX4State as opaque parameter for piix4_set_irq()
  hw/isa/piix4: Resolve global instance variable
  hw/isa/piix4: Replace some magic IRQ constants
  hw/mips/gt64xxx_pci: Resolve gt64120_register()
  hw/rtc/mc146818rtc: QOM'ify IRQ number
  hw/rtc/m48t59-isa: QOM'ify IRQ number
  hw/input/pckbd: QOM'ify IRQ numbers
  hw/isa/isa-bus: Remove isabus_dev_print()
  isa: Drop unused attributes from ISADevice
  isa: Inline and remove one-line isa_init_irq()

Cleber Rosa (1):
  tests/avocado/linux_ssh_mips_malta.py: add missing accel (tcg) tag

Philippe Mathieu-Daudé (1):
  target/mips: Remove duplicated MIPSCPU::cp0_count_rate

Simon Burge (1):
  target/mips: Fix cycle counter timing calculations

 hw/input/pckbd.c                      | 26 +++++++--
 hw/isa/isa-bus.c                      | 29 ----------
 hw/isa/piix4.c                        | 56 +++++++++++++++++--
 hw/mips/gt64xxx_pci.c                 | 80 +++------------------------
 hw/mips/malta.c                       |  7 +--
 hw/rtc/m48t59-isa.c                   |  9 ++-
 hw/rtc/mc146818rtc.c                  | 13 ++++-
 include/hw/isa/isa.h                  |  2 -
 include/hw/mips/mips.h                |  3 -
 include/hw/rtc/mc146818rtc.h          |  1 +
 include/hw/southbridge/piix.h         |  2 -
 target/mips/cpu.c                     | 11 +---
 target/mips/cpu.h                     |  9 ---
 target/mips/internal.h                |  9 +++
 tests/avocado/linux_ssh_mips_malta.py |  3 +
 tests/qemu-iotests/172.out            | 26 ---------
 16 files changed, 115 insertions(+), 171 deletions(-)

-- 
2.34.1



             reply	other threads:[~2022-03-07 11:11 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-03-07 10:11 Philippe Mathieu-Daudé [this message]
2022-03-07 10:11 ` [PULL 01/16] target/mips: Fix cycle counter timing calculations Philippe Mathieu-Daudé
2022-03-07 10:11 ` [PULL 02/16] target/mips: Remove duplicated MIPSCPU::cp0_count_rate Philippe Mathieu-Daudé
2022-03-07 10:11 ` [PULL 03/16] hw/mips/gt64xxx_pci: Fix PCI IRQ levels to be preserved during migration Philippe Mathieu-Daudé
2022-03-07 10:11 ` [PULL 04/16] malta: Move PCI interrupt handling from gt64xxx_pci to piix4 Philippe Mathieu-Daudé
2022-03-07 10:11 ` [PULL 05/16] hw/isa/piix4: Resolve redundant i8259[] attribute Philippe Mathieu-Daudé
2022-03-07 10:11 ` [PULL 06/16] hw/isa/piix4: Pass PIIX4State as opaque parameter for piix4_set_irq() Philippe Mathieu-Daudé
2022-03-07 10:11 ` [PULL 07/16] hw/isa/piix4: Resolve global instance variable Philippe Mathieu-Daudé
2022-03-07 10:11 ` [PULL 08/16] hw/isa/piix4: Replace some magic IRQ constants Philippe Mathieu-Daudé
2022-03-07 10:12 ` [PULL 09/16] hw/mips/gt64xxx_pci: Resolve gt64120_register() Philippe Mathieu-Daudé
2022-03-07 10:12 ` [PULL 10/16] hw/rtc/mc146818rtc: QOM'ify IRQ number Philippe Mathieu-Daudé
2022-03-07 10:12 ` [PULL 11/16] hw/rtc/m48t59-isa: " Philippe Mathieu-Daudé
2022-03-07 10:12 ` [PULL 12/16] hw/input/pckbd: QOM'ify IRQ numbers Philippe Mathieu-Daudé
2022-03-07 10:12 ` [PULL 13/16] hw/isa/isa-bus: Remove isabus_dev_print() Philippe Mathieu-Daudé
2022-03-07 10:12 ` [PULL 14/16] isa: Drop unused attributes from ISADevice Philippe Mathieu-Daudé
2022-03-07 10:12 ` [PULL 15/16] isa: Inline and remove one-line isa_init_irq() Philippe Mathieu-Daudé
2022-03-07 11:29   ` Bernhard Beschow
2022-03-07 13:39     ` Philippe Mathieu-Daudé
2022-03-07 10:12 ` [PULL 16/16] tests/avocado/linux_ssh_mips_malta.py: add missing accel (tcg) tag Philippe Mathieu-Daudé
2022-03-07 11:42 ` [PULL 00/16] MIPS patches for 2022-03-07 Philippe Mathieu-Daudé

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220307101207.90369-1-philippe.mathieu.daude@gmail.com \
    --to=philippe.mathieu.daude@gmail.com \
    --cc=aleksandar.rikalo@syrmia.com \
    --cc=f4bug@amsat.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).