From: Xiaojuan Yang <yangxiaojuan@loongson.cn>
To: qemu-devel@nongnu.org
Cc: mark.cave-ayland@ilande.co.uk, richard.henderson@linaro.org,
gaosong@loongson.cn
Subject: [PATCH v1 01/43] target/loongarch: Add README
Date: Fri, 15 Apr 2022 17:40:16 +0800 [thread overview]
Message-ID: <20220415094058.3584233-2-yangxiaojuan@loongson.cn> (raw)
In-Reply-To: <20220415094058.3584233-1-yangxiaojuan@loongson.cn>
From: Song Gao <gaosong@loongson.cn>
This patch gives an introduction to the LoongArch target.
Signed-off-by: Song Gao <gaosong@loongson.cn>
Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
MAINTAINERS | 6 ++++++
target/loongarch/README | 10 ++++++++++
2 files changed, 16 insertions(+)
create mode 100644 target/loongarch/README
diff --git a/MAINTAINERS b/MAINTAINERS
index 4ad2451e03..94255cb04e 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -213,6 +213,12 @@ S: Maintained
F: target/hppa/
F: disas/hppa.c
+LoongArch TCG CPUs
+M: Song Gao <gaosong@loongson.cn>
+M: Xiaojuan Yang <yangxiaojuan@loongson.cn>
+S: Maintained
+F: target/loongarch/
+
M68K TCG CPUs
M: Laurent Vivier <laurent@vivier.eu>
S: Maintained
diff --git a/target/loongarch/README b/target/loongarch/README
new file mode 100644
index 0000000000..de141c1a58
--- /dev/null
+++ b/target/loongarch/README
@@ -0,0 +1,10 @@
+- Introduction
+
+ LoongArch is the general processor architecture of Loongson.
+
+ The following versions of the LoongArch core are supported
+ core: 3A5000
+ https://github.com/loongson/LoongArch-Documentation/releases/download/2021.08.17/LoongArch-Vol1-v1.00-EN.pdf
+
+ We can get the latest loongarch documents at https://github.com/loongson/LoongArch-Documentation/tags.
+
--
2.31.1
next prev parent reply other threads:[~2022-04-15 9:54 UTC|newest]
Thread overview: 80+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-15 9:40 [PATCH v1 00/43] Add LoongArch softmmu support Xiaojuan Yang
2022-04-15 9:40 ` Xiaojuan Yang [this message]
2022-04-15 9:40 ` [PATCH v1 02/43] target/loongarch: Add core definition Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 03/43] target/loongarch: Add main translation routines Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 04/43] target/loongarch: Add fixed point arithmetic instruction translation Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 05/43] target/loongarch: Add fixed point shift " Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 06/43] target/loongarch: Add fixed point bit " Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 07/43] target/loongarch: Add fixed point load/store " Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 08/43] target/loongarch: Add fixed point atomic " Xiaojuan Yang
2022-04-15 22:46 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 09/43] target/loongarch: Add fixed point extra " Xiaojuan Yang
2022-04-15 22:56 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 10/43] target/loongarch: Add floating point arithmetic " Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 11/43] target/loongarch: Add floating point comparison " Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 12/43] target/loongarch: Add floating point conversion " Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 13/43] target/loongarch: Add floating point move " Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 14/43] target/loongarch: Add floating point load/store " Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 15/43] target/loongarch: Add branch " Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 16/43] target/loongarch: Add disassembler Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 17/43] target/loongarch: Add target build suport Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 18/43] target/loongarch: Add system emulation introduction Xiaojuan Yang
2022-04-15 23:25 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 19/43] target/loongarch: Add CSRs definition Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 20/43] target/loongarch: Add basic vmstate description of CPU Xiaojuan Yang
2022-04-15 23:29 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 21/43] target/loongarch: Implement qmp_query_cpu_definitions() Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 22/43] target/loongarch: Add MMU support for LoongArch CPU Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 23/43] target/loongarch: Add LoongArch interrupt and exception handle Xiaojuan Yang
2022-04-16 0:13 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 24/43] target/loongarch: Add constant timer support Xiaojuan Yang
2022-04-16 0:17 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 25/43] target/loongarch: Add LoongArch CSR instruction Xiaojuan Yang
2022-04-16 1:04 ` Richard Henderson
2022-04-18 12:38 ` yangxiaojuan
2022-04-18 14:34 ` Richard Henderson
2022-04-19 7:33 ` yangxiaojuan
2022-04-19 17:05 ` Richard Henderson
2022-04-21 9:15 ` yangxiaojuan
2022-04-21 15:59 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 26/43] target/loongarch: Add LoongArch IOCSR instruction Xiaojuan Yang
2022-04-16 2:26 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 27/43] target/loongarch: Add TLB instruction support Xiaojuan Yang
2022-04-16 3:38 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 28/43] target/loongarch: Add other core instructions support Xiaojuan Yang
2022-04-16 3:49 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 29/43] target/loongarch: Add timer related " Xiaojuan Yang
2022-04-17 18:48 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 30/43] target/loongarch: Add gdb support Xiaojuan Yang
2022-04-17 19:02 ` Richard Henderson
2022-04-17 19:08 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 31/43] hw/loongarch: Add support loongson3 virt machine type Xiaojuan Yang
2022-04-17 22:28 ` Richard Henderson
2022-04-17 22:55 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 32/43] hw/loongarch: Add LoongArch ipi interrupt support(IPI) Xiaojuan Yang
2022-04-18 0:24 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 33/43] hw/intc: Add LoongArch ls7a interrupt controller support(PCH-PIC) Xiaojuan Yang
2022-04-18 3:15 ` Richard Henderson
2022-04-18 9:14 ` yangxiaojuan
2022-04-18 14:39 ` Richard Henderson
2022-04-19 7:27 ` yangxiaojuan
2022-04-19 17:14 ` Richard Henderson
2022-04-21 3:10 ` yangxiaojuan
2022-04-15 9:40 ` [PATCH v1 34/43] hw/intc: Add LoongArch ls7a msi interrupt controller support(PCH-MSI) Xiaojuan Yang
2022-04-18 3:39 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 35/43] hw/intc: Add LoongArch extioi interrupt controller(EIOINTC) Xiaojuan Yang
2022-04-18 3:48 ` Richard Henderson
2022-04-18 8:57 ` Mark Cave-Ayland
2022-04-19 1:50 ` yangxiaojuan
2022-04-19 11:10 ` Mark Cave-Ayland
2022-04-15 9:40 ` [PATCH v1 36/43] hw/loongarch: Add irq hierarchy for the system Xiaojuan Yang
2022-04-18 14:44 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 37/43] Enable common virtio pci support for LoongArch Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 38/43] hw/loongarch: Add some devices support for 3A5000 Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 39/43] hw/loongarch: Add LoongArch ls7a rtc device support Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 40/43] hw/loongarch: Add LoongArch boot code and load elf function Xiaojuan Yang
2022-04-18 15:11 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 41/43] hw/loongarch: Add LoongArch ls7a acpi device support Xiaojuan Yang
2022-04-15 9:40 ` [PATCH v1 42/43] tests/tcg/loongarch64: Add hello/memory test in loongarch64 system Xiaojuan Yang
2022-04-18 15:25 ` Richard Henderson
2022-04-15 9:40 ` [PATCH v1 43/43] target/loongarch: 'make check-tcg' support Xiaojuan Yang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220415094058.3584233-2-yangxiaojuan@loongson.cn \
--to=yangxiaojuan@loongson.cn \
--cc=gaosong@loongson.cn \
--cc=mark.cave-ayland@ilande.co.uk \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).