From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7FE56C43334 for ; Tue, 7 Jun 2022 20:34:36 +0000 (UTC) Received: from localhost ([::1]:43828 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1nyfuN-0001na-JZ for qemu-devel@archiver.kernel.org; Tue, 07 Jun 2022 16:34:35 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:33192) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1nyft1-00078Q-Ny for qemu-devel@nongnu.org; Tue, 07 Jun 2022 16:33:11 -0400 Received: from mail-pf1-x433.google.com ([2607:f8b0:4864:20::433]:34720) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1nyfsz-0007BX-Lk for qemu-devel@nongnu.org; Tue, 07 Jun 2022 16:33:11 -0400 Received: by mail-pf1-x433.google.com with SMTP id c196so16521128pfb.1 for ; Tue, 07 Jun 2022 13:33:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=Ed9JFTEYd7SsdzZGCE/RmvNlZJcvRGpiz4cIrZPdhw0=; b=hkzGjbASxIT0IT5Hoj7la51uCMyheqffS6F1V3p0Zn6TOF1eyNeKlsqxO6LaSZ0AVU Zm5d/wKkD9PMGs1AWKLN2hyHt+sqmIs6K1j5e3cZQ4eZwnXJryL/2C5zkXhtVt+AewWd HkjeaC5pXFrS+A/nkJIsAHDCWhcDgKIwNX67R3aDhW1ZJ6btAtFtDSm7Zy3i80Mnn/MV D2A1YkKo3pqQC6zx5CdC8EpOWdHsXkPm5OCjpWkwrtDogtGsZGMmeQ0jkojkVReZBvqk YZF4NU9RmRffL+5flHpsHujSgF0i3qBi8Yebx1X2Alr0+YqNEB0BHcBd9ddazjvou+5F MzRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=Ed9JFTEYd7SsdzZGCE/RmvNlZJcvRGpiz4cIrZPdhw0=; b=VfuVT4hdZut5coP7DMw0/hhZAcqu3kqiylBo8rHSJV5UFw2K5t4gTEBoZxjRUQdXIg yqDXKamaUShsBbVhGlS4oNcGnMLuECmPlrP44OmDlyJ637vSWbQcq6tJTqGucKSDHot4 fovW8763sBEDXKrjfAr8lMlzagAsGXk1TNmswTXeifyXI/qK4RFhPpsDgQ1GGq8rR+nb +do5dAoGUeRcKbt4HQGoOzdLRVLpVA6HhgpkiTBFRtO6QcANQzHTkujmGlI6TCno99fW g6zr64tZIkNP1vu5gTSHkw2WcfZBEGi+vBdcQn3cHTMftYUQhedNt+/G16KcyHgrNia/ IChw== X-Gm-Message-State: AOAM532EYMzWMiIUI0khh3bFcwRHpcwzzE+MUbHbJrXi8K10ikmyFI58 ieFQKoj/2MO4zPWsTJf5XdXTi2/6UIfxwA== X-Google-Smtp-Source: ABdhPJy/lE5NRK2InAoEaQvMAialPV0RfGGZCtQ2xHhC9Maych9aFp6iNjOWWXdkvyqKKaCA6MK80A== X-Received: by 2002:a63:84c3:0:b0:3fc:8810:f0a7 with SMTP id k186-20020a6384c3000000b003fc8810f0a7mr27773068pgd.605.1654633988049; Tue, 07 Jun 2022 13:33:08 -0700 (PDT) Received: from stoup.. ([2602:ae:1547:e101:3cf2:c634:5b19:25f6]) by smtp.gmail.com with ESMTPSA id s22-20020a17090aba1600b001d9780b7779sm4227856pjr.15.2022.06.07.13.33.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Jun 2022 13:33:07 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org Subject: [PATCH v2 00/71] target/arm: Scalable Matrix Extension Date: Tue, 7 Jun 2022 13:31:55 -0700 Message-Id: <20220607203306.657998-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2607:f8b0:4864:20::433; envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x433.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: "Qemu-devel" Changes for v2: * Incorporate feedback from v1. Richard Henderson (71): target/arm: Rename TBFLAG_A64 ZCR_LEN to VL linux-user/aarch64: Introduce sve_vq target/arm: Remove route_to_el2 check from sve_exception_el target/arm: Remove fp checks from sve_exception_el target/arm: Add el_is_in_host target/arm: Use el_is_in_host for sve_zcr_len_for_el target/arm: Use el_is_in_host for sve_exception_el target/arm: Hoist arm_is_el2_enabled check in sve_exception_el target/arm: Do not use aarch64_sve_zcr_get_valid_len in reset target/arm: Merge aarch64_sve_zcr_get_valid_len into caller target/arm: Use uint32_t instead of bitmap for sve vq's target/arm: Rename sve_zcr_len_for_el to sve_vqm1_for_el target/arm: Split out load/store primitives to sve_ldst_internal.h target/arm: Export sve contiguous ldst support functions target/arm: Move expand_pred_b to vec_internal.h target/arm: Use expand_pred_b in mve_helper.c target/arm: Move expand_pred_h to vec_internal.h target/arm: Export bfdotadd from vec_helper.c target/arm: Add isar_feature_aa64_sme target/arm: Add ID_AA64SMFR0_EL1 target/arm: Implement TPIDR2_EL0 target/arm: Add SMEEXC_EL to TB flags target/arm: Add syn_smetrap target/arm: Add ARM_CP_SME target/arm: Add SVCR target/arm: Add SMCR_ELx target/arm: Add SMIDR_EL1, SMPRI_EL1, SMPRIMAP_EL2 target/arm: Add PSTATE.{SM,ZA} to TB flags target/arm: Add the SME ZA storage to CPUARMState target/arm: Implement SMSTART, SMSTOP target/arm: Move error for sve%d property to arm_cpu_sve_finalize target/arm: Create ARMVQMap target/arm: Generalize cpu_arm_{get,set}_vq target/arm: Generalize cpu_arm_{get,set}_default_vec_len target/arm: Move arm_cpu_*_finalize to internals.h target/arm: Unexport aarch64_add_*_properties target/arm: Add cpu properties for SME target/arm: Introduce sve_vqm1_for_el_sm target/arm: Add SVL to TB flags target/arm: Move pred_{full,gvec}_reg_{offset,size} to translate-a64.h target/arm: Add infrastructure for disas_sme target/arm: Trap AdvSIMD usage when Streaming SVE is active target/arm: Implement SME RDSVL, ADDSVL, ADDSPL target/arm: Implement SME ZERO target/arm: Implement SME MOVA target/arm: Implement SME LD1, ST1 target/arm: Export unpredicated ld/st from translate-sve.c target/arm: Implement SME LDR, STR target/arm: Implement SME ADDHA, ADDVA target/arm: Implement FMOPA, FMOPS (non-widening) target/arm: Implement BFMOPA, BFMOPS target/arm: Implement FMOPA, FMOPS (widening) target/arm: Implement SME integer outer product target/arm: Implement PSEL target/arm: Implement REVD target/arm: Implement SCLAMP, UCLAMP target/arm: Reset streaming sve state on exception boundaries target/arm: Enable SME for -cpu max linux-user/aarch64: Clear tpidr2_el0 if CLONE_SETTLS linux-user/aarch64: Reset PSTATE.SM on syscalls linux-user/aarch64: Add SM bit to SVE signal context linux-user/aarch64: Tidy target_restore_sigframe error return linux-user/aarch64: Do not allow duplicate or short sve records linux-user/aarch64: Verify extra record lock succeeded linux-user/aarch64: Move sve record checks into restore linux-user/aarch64: Implement SME signal handling linux-user: Rename sve prctls linux-user/aarch64: Implement PR_SME_GET_VL, PR_SME_SET_VL target/arm: Only set ZEN in reset if SVE present target/arm: Enable SME for user-only linux-user/aarch64: Add SME related hwcap entries linux-user/aarch64/target_cpu.h | 5 +- linux-user/aarch64/target_prctl.h | 76 +- target/arm/cpregs.h | 5 + target/arm/cpu.h | 146 +++- target/arm/helper-sme.h | 146 ++++ target/arm/helper-sve.h | 4 + target/arm/helper.h | 19 + target/arm/internals.h | 22 +- target/arm/kvm_arm.h | 7 +- target/arm/sve_ldst_internal.h | 221 ++++++ target/arm/syndrome.h | 14 + target/arm/translate-a64.h | 55 +- target/arm/translate.h | 16 +- target/arm/vec_internal.h | 28 +- linux-user/aarch64/cpu_loop.c | 9 + linux-user/aarch64/signal.c | 242 +++++- linux-user/elfload.c | 20 + linux-user/syscall.c | 28 +- target/arm/arch_dump.c | 2 +- target/arm/cpu.c | 39 +- target/arm/cpu64.c | 311 +++++--- target/arm/gdbstub64.c | 2 +- target/arm/helper.c | 395 ++++++++-- target/arm/kvm64.c | 47 +- target/arm/machine.c | 34 + target/arm/mve_helper.c | 6 +- target/arm/sme_helper.c | 1174 +++++++++++++++++++++++++++++ target/arm/sve_helper.c | 260 ++----- target/arm/translate-a64.c | 147 +++- target/arm/translate-sme.c | 353 +++++++++ target/arm/translate-sve.c | 283 +++++-- target/arm/translate-vfp.c | 13 + target/arm/translate.c | 1 + target/arm/vec_helper.c | 52 +- docs/system/arm/emulation.rst | 4 + target/arm/meson.build | 4 + target/arm/sme-fa64.decode | 89 +++ target/arm/sme.decode | 88 +++ target/arm/sve.decode | 31 +- 39 files changed, 3804 insertions(+), 594 deletions(-) create mode 100644 target/arm/helper-sme.h create mode 100644 target/arm/sve_ldst_internal.h create mode 100644 target/arm/sme_helper.c create mode 100644 target/arm/translate-sme.c create mode 100644 target/arm/sme-fa64.decode create mode 100644 target/arm/sme.decode -- 2.34.1