qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL 01/45] target/arm: Handle SME in aarch64_cpu_dump_state
Date: Mon, 11 Jul 2022 14:57:06 +0100	[thread overview]
Message-ID: <20220711135750.765803-2-peter.maydell@linaro.org> (raw)
In-Reply-To: <20220711135750.765803-1-peter.maydell@linaro.org>

From: Richard Henderson <richard.henderson@linaro.org>

Dump SVCR, plus use the correct access check for Streaming Mode.

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20220708151540.18136-2-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
---
 target/arm/cpu.c | 17 ++++++++++++++++-
 1 file changed, 16 insertions(+), 1 deletion(-)

diff --git a/target/arm/cpu.c b/target/arm/cpu.c
index ae6dca2f010..9c58be8b146 100644
--- a/target/arm/cpu.c
+++ b/target/arm/cpu.c
@@ -878,6 +878,7 @@ static void aarch64_cpu_dump_state(CPUState *cs, FILE *f, int flags)
     int i;
     int el = arm_current_el(env);
     const char *ns_status;
+    bool sve;
 
     qemu_fprintf(f, " PC=%016" PRIx64 " ", env->pc);
     for (i = 0; i < 32; i++) {
@@ -904,6 +905,12 @@ static void aarch64_cpu_dump_state(CPUState *cs, FILE *f, int flags)
                  el,
                  psr & PSTATE_SP ? 'h' : 't');
 
+    if (cpu_isar_feature(aa64_sme, cpu)) {
+        qemu_fprintf(f, "  SVCR=%08" PRIx64 " %c%c",
+                     env->svcr,
+                     (FIELD_EX64(env->svcr, SVCR, ZA) ? 'Z' : '-'),
+                     (FIELD_EX64(env->svcr, SVCR, SM) ? 'S' : '-'));
+    }
     if (cpu_isar_feature(aa64_bti, cpu)) {
         qemu_fprintf(f, "  BTYPE=%d", (psr & PSTATE_BTYPE) >> 10);
     }
@@ -918,7 +925,15 @@ static void aarch64_cpu_dump_state(CPUState *cs, FILE *f, int flags)
     qemu_fprintf(f, "     FPCR=%08x FPSR=%08x\n",
                  vfp_get_fpcr(env), vfp_get_fpsr(env));
 
-    if (cpu_isar_feature(aa64_sve, cpu) && sve_exception_el(env, el) == 0) {
+    if (cpu_isar_feature(aa64_sme, cpu) && FIELD_EX64(env->svcr, SVCR, SM)) {
+        sve = sme_exception_el(env, el) == 0;
+    } else if (cpu_isar_feature(aa64_sve, cpu)) {
+        sve = sve_exception_el(env, el) == 0;
+    } else {
+        sve = false;
+    }
+
+    if (sve) {
         int j, zcr_len = sve_vqm1_for_el(env, el);
 
         for (i = 0; i <= FFR_PRED_NUM; i++) {
-- 
2.25.1



  reply	other threads:[~2022-07-11 14:07 UTC|newest]

Thread overview: 49+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-07-11 13:57 [PULL 00/45] target-arm queue Peter Maydell
2022-07-11 13:57 ` Peter Maydell [this message]
2022-07-11 13:57 ` [PULL 02/45] target/arm: Add infrastructure for disas_sme Peter Maydell
2022-07-11 13:57 ` [PULL 03/45] target/arm: Trap non-streaming usage when Streaming SVE is active Peter Maydell
2022-07-11 13:57 ` [PULL 04/45] target/arm: Mark ADR as non-streaming Peter Maydell
2022-07-11 13:57 ` [PULL 05/45] target/arm: Mark RDFFR, WRFFR, SETFFR " Peter Maydell
2022-07-11 13:57 ` [PULL 06/45] target/arm: Mark BDEP, BEXT, BGRP, COMPACT, FEXPA, FTSSEL " Peter Maydell
2022-07-11 13:57 ` [PULL 07/45] target/arm: Mark PMULL, FMMLA " Peter Maydell
2022-07-11 13:57 ` [PULL 08/45] target/arm: Mark FTSMUL, FTMAD, FADDA " Peter Maydell
2022-07-11 13:57 ` [PULL 09/45] target/arm: Mark SMMLA, UMMLA, USMMLA " Peter Maydell
2022-07-11 13:57 ` [PULL 10/45] target/arm: Mark string/histo/crypto " Peter Maydell
2022-07-11 13:57 ` [PULL 11/45] target/arm: Mark gather/scatter load/store " Peter Maydell
2022-07-11 13:57 ` [PULL 12/45] target/arm: Mark gather prefetch " Peter Maydell
2022-07-11 13:57 ` [PULL 13/45] target/arm: Mark LDFF1 and LDNF1 " Peter Maydell
2022-07-11 13:57 ` [PULL 14/45] target/arm: Mark LD1RO " Peter Maydell
2022-07-11 13:57 ` [PULL 15/45] target/arm: Add SME enablement checks Peter Maydell
2022-07-11 13:57 ` [PULL 16/45] target/arm: Handle SME in sve_access_check Peter Maydell
2022-07-11 13:57 ` [PULL 17/45] target/arm: Implement SME RDSVL, ADDSVL, ADDSPL Peter Maydell
2022-07-11 13:57 ` [PULL 18/45] target/arm: Implement SME ZERO Peter Maydell
2022-07-11 13:57 ` [PULL 19/45] target/arm: Implement SME MOVA Peter Maydell
2022-07-11 13:57 ` [PULL 20/45] target/arm: Implement SME LD1, ST1 Peter Maydell
2022-07-15 16:07   ` Peter Maydell
2022-07-16  6:28     ` Richard Henderson
2022-07-11 13:57 ` [PULL 21/45] target/arm: Export unpredicated ld/st from translate-sve.c Peter Maydell
2022-07-11 13:57 ` [PULL 22/45] target/arm: Implement SME LDR, STR Peter Maydell
2022-07-11 13:57 ` [PULL 23/45] target/arm: Implement SME ADDHA, ADDVA Peter Maydell
2022-07-11 13:57 ` [PULL 24/45] target/arm: Implement FMOPA, FMOPS (non-widening) Peter Maydell
2022-07-11 13:57 ` [PULL 25/45] target/arm: Implement BFMOPA, BFMOPS Peter Maydell
2022-07-11 13:57 ` [PULL 26/45] target/arm: Implement FMOPA, FMOPS (widening) Peter Maydell
2022-07-11 13:57 ` [PULL 27/45] target/arm: Implement SME integer outer product Peter Maydell
2022-07-11 13:57 ` [PULL 28/45] target/arm: Implement PSEL Peter Maydell
2022-07-11 13:57 ` [PULL 29/45] target/arm: Implement REVD Peter Maydell
2022-07-11 13:57 ` [PULL 30/45] target/arm: Implement SCLAMP, UCLAMP Peter Maydell
2022-07-11 13:57 ` [PULL 31/45] target/arm: Reset streaming sve state on exception boundaries Peter Maydell
2022-07-11 13:57 ` [PULL 32/45] target/arm: Enable SME for -cpu max Peter Maydell
2022-07-11 13:57 ` [PULL 33/45] linux-user/aarch64: Clear tpidr2_el0 if CLONE_SETTLS Peter Maydell
2022-07-11 13:57 ` [PULL 34/45] linux-user/aarch64: Reset PSTATE.SM on syscalls Peter Maydell
2022-07-11 13:57 ` [PULL 35/45] linux-user/aarch64: Add SM bit to SVE signal context Peter Maydell
2022-07-11 13:57 ` [PULL 36/45] linux-user/aarch64: Tidy target_restore_sigframe error return Peter Maydell
2022-07-11 13:57 ` [PULL 37/45] linux-user/aarch64: Do not allow duplicate or short sve records Peter Maydell
2022-07-11 13:57 ` [PULL 38/45] linux-user/aarch64: Verify extra record lock succeeded Peter Maydell
2022-07-11 13:57 ` [PULL 39/45] linux-user/aarch64: Move sve record checks into restore Peter Maydell
2022-07-11 13:57 ` [PULL 40/45] linux-user/aarch64: Implement SME signal handling Peter Maydell
2022-07-11 13:57 ` [PULL 41/45] linux-user: Rename sve prctls Peter Maydell
2022-07-11 13:57 ` [PULL 42/45] linux-user/aarch64: Implement PR_SME_GET_VL, PR_SME_SET_VL Peter Maydell
2022-07-11 13:57 ` [PULL 43/45] target/arm: Only set ZEN in reset if SVE present Peter Maydell
2022-07-11 13:57 ` [PULL 44/45] target/arm: Enable SME for user-only Peter Maydell
2022-07-11 13:57 ` [PULL 45/45] linux-user/aarch64: Add SME related hwcap entries Peter Maydell
2022-07-12  2:16 ` [PULL 00/45] target-arm queue Richard Henderson

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220711135750.765803-2-peter.maydell@linaro.org \
    --to=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).