From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B04C7ECAAD1 for ; Wed, 31 Aug 2022 18:52:43 +0000 (UTC) Received: from localhost ([::1]:54686 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1oTSpN-0004Nm-VR for qemu-devel@archiver.kernel.org; Wed, 31 Aug 2022 14:52:42 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:59122) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1oTSnZ-0001Vi-8S; Wed, 31 Aug 2022 14:50:50 -0400 Received: from mail-oa1-x35.google.com ([2001:4860:4864:20::35]:37459) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1oTSnX-0007wH-3a; Wed, 31 Aug 2022 14:50:48 -0400 Received: by mail-oa1-x35.google.com with SMTP id 586e51a60fabf-11e7e0a63e2so25409703fac.4; Wed, 31 Aug 2022 11:50:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date; bh=vF3nNbNNhGjIJ2DUS5d4NdmTGHrQZez3/YDxvHbZQp4=; b=S9a27rNZ/Nq01GoQKzLLnVXdkk8mu6dHB/+YeJQ7pMuNbD1tkNwMt16AliNSyUiZhC gaE3Iht3j+AIor8xlN1QvMvJdu8YjtBMuS68EVy09FPnaettzEuRrocPoAD6AdErg3/g BPK/+eq4TRphkWmJoV+eHySMxqTe+1BvMO60ZW8ARbMKKx7BEgIR02TyKzOF/KY2L3nd 2EPFQKaidxJNEcDEoIA0MRrUxgh8ClFlLO4tvl6f+LihzrxRlNqJQrappWnw3VTjrb/C weKVf4vaYbAgndTSB8/7lJSTowzzPxOXbRrzy5LSjRKTKjrlG2Bh9KFy8aT4uTPw5wTL hWjg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date; bh=vF3nNbNNhGjIJ2DUS5d4NdmTGHrQZez3/YDxvHbZQp4=; b=RNxEN3o/ZcEiFfBFGx9IUrJXhvQfN0vcZ32x62xD2eKZU/26umWsBq0cql0ILZQ/33 P9XSyJir9DBH7eyUQyAUuOsc4IxGLfPQXplI8pZR+8IzI+H2w6bz/xEyS7LkXkDyfd7A 1BpearbZUF6zQjdA1Kwt9slGnV5YlJUS37s0IphqVMMlxnIPkdzC+dUohuxPP3QQDeFe 5c+bSfc9x++8pxSOtejCHzTZWs8rNJNvSGmz+bjerLQsU1XrveKlsbfNbUHDIgqdzGSv iqUF6uoWlm21I1ohlt/Tve5/rNyQGaT6pOvn1+Wp6/TbVu2OKSsg/6u0c/EzrrO5jSCi ticA== X-Gm-Message-State: ACgBeo3EpWzepD3174MKzlE//Xy3Y6lYDHSOJvPW1tYJLdmOIf/lTZto bvb88v8tpxhVIaB/Y54xneZP7Xrs+DE= X-Google-Smtp-Source: AA6agR6bkWmuGr8ZLQGddNf+3I8Jjme1n2fLrodH1n0Wc1JTKcApqOUJhOToxTwNgehKQvb9ISSJ6Q== X-Received: by 2002:a05:6870:3413:b0:11e:35e:db23 with SMTP id g19-20020a056870341300b0011e035edb23mr2063801oah.34.1661971843671; Wed, 31 Aug 2022 11:50:43 -0700 (PDT) Received: from balboa.COMFAST ([177.189.45.98]) by smtp.gmail.com with ESMTPSA id p4-20020a9d4544000000b0061cbd18bd18sm9599927oti.45.2022.08.31.11.50.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 31 Aug 2022 11:50:43 -0700 (PDT) From: Daniel Henrique Barboza To: qemu-devel@nongnu.org Cc: qemu-ppc@nongnu.org, danielhb413@gmail.com, peter.maydell@linaro.org, richard.henderson@linaro.org Subject: [PULL 00/60] ppc queue Date: Wed, 31 Aug 2022 15:49:34 -0300 Message-Id: <20220831185034.23240-1-danielhb413@gmail.com> X-Mailer: git-send-email 2.37.2 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2001:4860:4864:20::35; envelope-from=danielhb413@gmail.com; helo=mail-oa1-x35.google.com X-Spam_score_int: -18 X-Spam_score: -1.9 X-Spam_bar: - X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: "Qemu-devel" The following changes since commit 93fac696d241dccb04ebb9d23da55fc1e9d8ee36: Open 7.2 development tree (2022-08-30 09:40:41 -0700) are available in the Git repository at: https://gitlab.com/danielhb/qemu.git tags/pull-ppc-20220831 for you to fetch changes up to 2d9c27ac5c035823315f68c227ca1cc6313e9842: ppc4xx: Fix code style problems reported by checkpatch (2022-08-31 14:08:06 -0300) ---------------------------------------------------------------- ppc patch queue for 2022-08-31: In the first 7.2 queue we have changes in the powernv pnv-phb handling, the start of the QOMification of the ppc405 model, the removal of the taihu machine, a new SLOF image and others. ---------------------------------------------------------------- Alexey Kardashevskiy (1): pseries: Update SLOF firmware image BALATON Zoltan (9): ppc4xx: Move PLB model to ppc4xx_devs.c ppc4xx: Rename ppc405-plb to ppc4xx-plb ppc4xx: Move EBC model to ppc4xx_devs.c ppc4xx: Rename ppc405-ebc to ppc4xx-ebc hw/intc/ppc-uic: Convert ppc-uic to a PPC4xx DCR device ppc405: Move machine specific code to ppc405_boards.c hw/ppc/sam3460ex: Remove PPC405 dependency from sam460ex hw/ppc/Kconfig: Move imply before select ppc4xx: Fix code style problems reported by checkpatch Cédric Le Goater (22): ppc/ppc405: Remove taihu machine ppc/ppc405: Introduce a PPC405 generic machine ppc/ppc405: Move devices under the ref405ep machine ppc/ppc405: Move SRAM under the ref405ep machine ppc/ppc405: Introduce a PPC405 SoC ppc/ppc405: Start QOMification of the SoC ppc/ppc405: QOM'ify CPU ppc/ppc4xx: Introduce a DCR device model ppc/ppc405: QOM'ify CPC ppc/ppc405: QOM'ify GPT ppc/ppc405: QOM'ify OCM ppc/ppc405: QOM'ify GPIO ppc/ppc405: QOM'ify DMA ppc/ppc405: QOM'ify EBC ppc/ppc405: QOM'ify OPBA ppc/ppc405: QOM'ify POB ppc/ppc405: QOM'ify PLB ppc/ppc405: QOM'ify MAL ppc/ppc405: Use an embedded PPCUIC model in SoC state ppc/ppc405: Use an explicit I2C object ppc/ppc405: QOM'ify FPGA ppc/ppc4xx: Fix sdram trace events Daniel Henrique Barboza (24): ppc/pnv: add PHB3 bus init helper ppc/pnv: add PnvPHB base/proxy device ppc/pnv: turn PnvPHB3 into a PnvPHB backend ppc/pnv: add PHB4 bus init helper ppc/pnv: turn PnvPHB4 into a PnvPHB backend ppc/pnv: add pnv-phb-root-port device ppc/pnv: remove pnv-phb3-root-port ppc/pnv: remove pnv-phb4-root-port ppc/pnv: remove root port name from pnv_phb_attach_root_port() ppc/pnv: remove pecc->rp_model ppc/pnv: remove PnvPHB4.version ppc/pnv: move attach_root_port helper to pnv-phb.c ppc/pnv: add phb-id/chip-id PnvPHB3RootBus properties ppc/pnv: add phb-id/chip-id PnvPHB4RootBus properties ppc/pnv: set root port chassis and slot using Bus properties ppc/pnv: add helpers for pnv-phb user devices ppc/pnv: turn chip8->phbs[] into a PnvPHB* array ppc/pnv: enable user created pnv-phb for powernv8 ppc/pnv: add PHB4 helpers for user created pnv-phb ppc/pnv: enable user created pnv-phb for powernv9 ppc/pnv: change pnv_phb4_get_pec() to also retrieve chip10->pecs ppc/pnv: user creatable pnv-phb for powernv10 ppc/pnv: consolidate pnv_parent_*_fixup() helpers ppc/pnv: fix QOM parenting of user creatable root ports Lucas Mateus Castro (alqotel) (2): fpu: Add rebias bool, value and operation target/ppc: Bugfix FP when OE/UE are set Nicholas Piggin (2): target/ppc: Fix host PVR matching for KVM ppc/pnv: Add initial P9/10 SBE model MAINTAINERS | 2 +- docs/about/deprecated.rst | 9 - docs/about/removed-features.rst | 6 + docs/system/ppc/embedded.rst | 1 - docs/system/ppc/pseries.rst | 2 +- fpu/softfloat-parts.c.inc | 21 +- fpu/softfloat.c | 2 + hw/intc/ppc-uic.c | 26 +- hw/pci-host/meson.build | 3 +- hw/pci-host/pnv_phb.c | 337 ++++++++++++ hw/pci-host/pnv_phb.h | 55 ++ hw/pci-host/pnv_phb3.c | 152 +++-- hw/pci-host/pnv_phb4.c | 191 +++---- hw/pci-host/pnv_phb4_pec.c | 11 +- hw/ppc/Kconfig | 3 +- hw/ppc/meson.build | 1 + hw/ppc/pnv.c | 188 +++++-- hw/ppc/pnv_sbe.c | 414 ++++++++++++++ hw/ppc/pnv_xscom.c | 3 + hw/ppc/ppc405.h | 200 +++++-- hw/ppc/ppc405_boards.c | 552 +++++++++---------- hw/ppc/ppc405_uc.c | 1156 ++++++++++++++------------------------- hw/ppc/ppc440_bamboo.c | 34 +- hw/ppc/ppc440_uc.c | 3 +- hw/ppc/ppc4xx_devs.c | 554 ++++++++++++++----- hw/ppc/ppc4xx_pci.c | 31 +- hw/ppc/sam460ex.c | 38 +- hw/ppc/trace-events | 14 +- hw/ppc/virtex_ml507.c | 7 +- include/fpu/softfloat-types.h | 4 + include/hw/intc/ppc-uic.h | 6 +- include/hw/pci-host/pnv_phb3.h | 19 +- include/hw/pci-host/pnv_phb4.h | 22 +- include/hw/ppc/pnv.h | 13 +- include/hw/ppc/pnv_sbe.h | 55 ++ include/hw/ppc/pnv_xscom.h | 12 + include/hw/ppc/ppc4xx.h | 76 ++- pc-bios/README | 2 +- pc-bios/slof.bin | Bin 992384 -> 995176 bytes roms/SLOF | 2 +- target/ppc/cpu-qom.h | 6 +- target/ppc/cpu.c | 2 + target/ppc/cpu_init.c | 91 ++- target/ppc/fpu_helper.c | 2 - target/ppc/machine.c | 2 +- 45 files changed, 2736 insertions(+), 1594 deletions(-) create mode 100644 hw/pci-host/pnv_phb.c create mode 100644 hw/pci-host/pnv_phb.h create mode 100644 hw/ppc/pnv_sbe.c create mode 100644 include/hw/ppc/pnv_sbe.h