From: "Alex Bennée" <alex.bennee@linaro.org>
To: qemu-devel@nongnu.org
Cc: f4bug@amsat.org, "Alex Bennée" <alex.bennee@linaro.org>
Subject: [PATCH for 8.0 v5 00/20] use MemTxAttrs to avoid current_cpu in hw/
Date: Fri, 11 Nov 2022 18:25:15 +0000 [thread overview]
Message-ID: <20221111182535.64844-1-alex.bennee@linaro.org> (raw)
Hi,
This series attempts to improve the modelling of non-CPU writes to
peripherals by expanding the MemTxAttrs to carry more details about
the requester. There are only 3 requester types, the CPU, the PCI bus
and the MACHINE. The last is intended for machine specific buses and
leaves the details of how to decode that information to machine
specific code.
I've extended this beyond just being an Arm only experiment and into
some other machine types. Perhaps the most complicated bit was
tweaking the modelling of the IOAPIC/APIC which gave me the first use
of MTRT_MACHINE (although we don't fully validate the source we do now
correctly drop CPU accesses to the APIC MSI region).
The longer term goal will be to eliminate all the legacy mem
read/write functions and use MemTxAttrs everywhere.
The final patch deprecates the use of current_cpu in hw/ for new code
as a comment. What do people think?
Based-on: 20221111145529.4020801-1-alex.bennee@linaro.org
Alex Bennée (20):
hw: encode accessing CPU index in MemTxAttrs
target/arm: ensure TCG IO accesses set appropriate MemTxAttrs
target/arm: ensure HVF traps set appropriate MemTxAttrs
target/arm: ensure KVM traps set appropriate MemTxAttrs
target/arm: ensure m-profile helpers set appropriate MemTxAttrs
qtest: make read/write operation appear to be from CPU
hw/intc/gic: use MxTxAttrs to divine accessing CPU
hw/timer: convert mptimer access to attrs to derive cpu index
hw/arm: remove current_cpu hack from pxa2xx access
target/microblaze: initialise MemTxAttrs for CPU access
target/sparc: initialise MemTxAttrs for CPU access
target/riscv: initialise MemTxAttrs for CPU access
target/i386: add explicit initialisation for MexTxAttrs
hw/audio: explicitly set .requester_type for intel-hda
hw/i386: update vapic_write to use MemTxAttrs
include: add MEMTXATTRS_MACHINE helper
hw/intc: properly model IOAPIC MSI messages
hw/i386: convert apic access to use MemTxAttrs
hw/isa: derive CPUState from MemTxAttrs in apm_ioport_writeb
include/hw: add commentary to current_cpu export
include/exec/memattrs.h | 76 +++++++++++---
include/hw/core/cpu.h | 14 +++
include/hw/i386/apic.h | 2 +-
include/hw/i386/ioapic_internal.h | 2 +
include/hw/isa/apm.h | 2 +-
target/i386/cpu.h | 4 +-
hw/acpi/ich9.c | 1 -
hw/acpi/piix4.c | 2 +-
hw/arm/pxa2xx.c | 2 +-
hw/audio/intel-hda.c | 2 +-
hw/i386/amd_iommu.c | 6 +-
hw/i386/intel_iommu.c | 2 +-
hw/i386/kvmvapic.c | 19 ++--
hw/i386/x86.c | 11 +--
hw/intc/apic.c | 62 ++++++++----
hw/intc/arm_gic.c | 159 +++++++++++++++++++-----------
hw/intc/ioapic.c | 35 +++++--
hw/isa/apm.c | 21 +++-
hw/isa/lpc_ich9.c | 5 +-
hw/misc/tz-mpc.c | 2 +-
hw/misc/tz-msc.c | 6 +-
hw/pci/pci.c | 4 +-
hw/timer/arm_mptimer.c | 49 ++++++---
softmmu/qtest.c | 26 ++---
target/arm/hvf/hvf.c | 4 +-
target/arm/kvm.c | 9 +-
target/arm/m_helper.c | 12 +--
target/arm/ptw.c | 3 +-
target/arm/tlb_helper.c | 2 +-
target/i386/hax/hax-all.c | 2 +-
target/i386/nvmm/nvmm-all.c | 2 +-
target/i386/sev.c | 2 +-
target/i386/whpx/whpx-all.c | 2 +-
target/microblaze/helper.c | 4 +-
target/riscv/cpu_helper.c | 2 +-
target/sparc/mmu_helper.c | 6 +-
36 files changed, 370 insertions(+), 194 deletions(-)
--
2.34.1
next reply other threads:[~2022-11-11 18:27 UTC|newest]
Thread overview: 49+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-11-11 18:25 Alex Bennée [this message]
2022-11-11 18:25 ` [PATCH v5 01/20] hw: encode accessing CPU index in MemTxAttrs Alex Bennée
2022-11-12 4:18 ` Richard Henderson
2022-11-21 18:32 ` Peter Maydell
2022-11-11 18:25 ` [PATCH v5 02/20] target/arm: ensure TCG IO accesses set appropriate MemTxAttrs Alex Bennée
2022-11-12 5:17 ` Richard Henderson
2022-11-12 5:26 ` Richard Henderson
2022-11-11 18:25 ` [PATCH v5 03/20] target/arm: ensure HVF traps " Alex Bennée
2022-11-11 18:25 ` [PATCH v5 04/20] target/arm: ensure KVM " Alex Bennée
2022-11-12 5:29 ` Richard Henderson
2022-11-11 18:25 ` [PATCH v5 05/20] target/arm: ensure m-profile helpers " Alex Bennée
2022-11-12 5:26 ` Richard Henderson
2022-11-11 18:25 ` [PATCH v5 06/20] qtest: make read/write operation appear to be from CPU Alex Bennée
2022-11-11 18:25 ` [PATCH v5 07/20] hw/intc/gic: use MxTxAttrs to divine accessing CPU Alex Bennée
2022-11-11 18:25 ` [PATCH v5 08/20] hw/timer: convert mptimer access to attrs to derive cpu index Alex Bennée
2022-11-11 18:25 ` [PATCH v5 09/20] hw/arm: remove current_cpu hack from pxa2xx access Alex Bennée
2022-11-12 5:36 ` Richard Henderson
2022-11-13 19:43 ` Philippe Mathieu-Daudé
2022-11-11 18:25 ` [PATCH v5 10/20] target/microblaze: initialise MemTxAttrs for CPU access Alex Bennée
2022-11-11 19:41 ` Edgar E. Iglesias
2022-11-12 5:37 ` Richard Henderson
2022-11-13 19:44 ` Philippe Mathieu-Daudé
2022-11-11 18:25 ` [PATCH v5 11/20] target/sparc: " Alex Bennée
2022-11-12 1:02 ` Mark Cave-Ayland
2022-11-12 5:38 ` Richard Henderson
2022-11-13 19:45 ` Philippe Mathieu-Daudé
2022-11-11 18:25 ` [PATCH v5 12/20] target/riscv: " Alex Bennée
2022-11-11 18:25 ` [PATCH v5 13/20] target/i386: add explicit initialisation for MexTxAttrs Alex Bennée
2022-11-12 5:49 ` Richard Henderson
2022-11-11 18:25 ` [PATCH v5 14/20] hw/audio: explicitly set .requester_type for intel-hda Alex Bennée
2022-11-12 5:50 ` Richard Henderson
2022-11-13 19:50 ` Philippe Mathieu-Daudé
2022-11-21 18:39 ` Peter Maydell
2022-11-21 22:14 ` Philippe Mathieu-Daudé
2022-11-11 18:25 ` [PATCH v5 15/20] hw/i386: update vapic_write to use MemTxAttrs Alex Bennée
2022-11-12 5:51 ` Richard Henderson
2022-11-13 19:52 ` Philippe Mathieu-Daudé
2022-11-11 18:25 ` [PATCH v5 16/20] include: add MEMTXATTRS_MACHINE helper Alex Bennée
2022-11-12 5:52 ` Richard Henderson
2022-11-11 18:25 ` [PATCH v5 17/20] hw/intc: properly model IOAPIC MSI messages Alex Bennée
2022-11-12 5:57 ` Richard Henderson
2022-11-11 18:25 ` [PATCH v5 18/20] hw/i386: convert apic access to use MemTxAttrs Alex Bennée
2022-11-12 6:02 ` Richard Henderson
2022-11-21 18:43 ` Peter Maydell
2022-11-11 18:25 ` [PATCH v5 19/20] hw/isa: derive CPUState from MemTxAttrs in apm_ioport_writeb Alex Bennée
2022-11-12 6:04 ` Richard Henderson
2022-11-13 20:04 ` Philippe Mathieu-Daudé
2022-11-11 18:25 ` [PATCH v5 20/20] include/hw: add commentary to current_cpu export Alex Bennée
2022-11-12 6:05 ` Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221111182535.64844-1-alex.bennee@linaro.org \
--to=alex.bennee@linaro.org \
--cc=f4bug@amsat.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).