From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org, Peter Maydell <peter.maydell@linaro.org>
Subject: [PATCH v2 17/21] target/arm: Add GPC syndrome
Date: Mon, 20 Feb 2023 13:26:22 -1000 [thread overview]
Message-ID: <20230220232626.429947-18-richard.henderson@linaro.org> (raw)
In-Reply-To: <20230220232626.429947-1-richard.henderson@linaro.org>
The function takes the fields as filled in by
the Arm ARM pseudocode for TakeGPCException.
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/arm/syndrome.h | 10 ++++++++++
1 file changed, 10 insertions(+)
diff --git a/target/arm/syndrome.h b/target/arm/syndrome.h
index d27d1bc31f..62254d0e51 100644
--- a/target/arm/syndrome.h
+++ b/target/arm/syndrome.h
@@ -50,6 +50,7 @@ enum arm_exception_class {
EC_SVEACCESSTRAP = 0x19,
EC_ERETTRAP = 0x1a,
EC_SMETRAP = 0x1d,
+ EC_GPC = 0x1e,
EC_INSNABORT = 0x20,
EC_INSNABORT_SAME_EL = 0x21,
EC_PCALIGNMENT = 0x22,
@@ -247,6 +248,15 @@ static inline uint32_t syn_bxjtrap(int cv, int cond, int rm)
(cv << 24) | (cond << 20) | rm;
}
+static inline uint32_t syn_gpc(int s2ptw, int ind, int gpcsc,
+ int cm, int s1ptw, int wnr, int fsc)
+{
+ /* TODO: FEAT_NV2 adds VNCR */
+ return (EC_GPC << ARM_EL_EC_SHIFT) | ARM_EL_IL | (s2ptw << 21)
+ | (ind << 20) | (gpcsc << 14) | (cm << 8) | (s1ptw << 7)
+ | (wnr << 6) | fsc;
+}
+
static inline uint32_t syn_insn_abort(int same_el, int ea, int s1ptw, int fsc)
{
return (EC_INSNABORT << ARM_EL_EC_SHIFT) | (same_el << ARM_EL_EC_SHIFT)
--
2.34.1
next prev parent reply other threads:[~2023-02-20 23:29 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-02-20 23:26 [PATCH v2 00/21] target/arm: Implement FEAT_RME Richard Henderson
2023-02-20 23:26 ` [PATCH v2 01/21] target/arm: Rewrite check_s2_mmu_setup Richard Henderson
2023-02-20 23:26 ` [PATCH v2 02/21] target/arm: Add isar_feature_aa64_rme Richard Henderson
2023-02-20 23:26 ` [PATCH v2 03/21] target/arm: Update SCR and HCR for RME Richard Henderson
2023-02-20 23:26 ` [PATCH v2 04/21] target/arm: SCR_EL3.NS may be RES1 Richard Henderson
2023-02-20 23:26 ` [PATCH v2 05/21] target/arm: Add RME cpregs Richard Henderson
2023-02-20 23:26 ` [PATCH v2 06/21] target/arm: Introduce ARMSecuritySpace Richard Henderson
2023-02-20 23:26 ` [PATCH v2 07/21] include/exec/memattrs: Add two bits of space to MemTxAttrs Richard Henderson
2023-02-21 7:56 ` Philippe Mathieu-Daudé
2023-02-21 10:01 ` Richard Henderson
2023-02-21 10:42 ` Philippe Mathieu-Daudé
2023-02-21 10:50 ` Richard Henderson
2023-02-21 11:38 ` Philippe Mathieu-Daudé
2023-02-20 23:26 ` [PATCH v2 08/21] target/arm: Adjust the order of Phys and Stage2 ARMMMUIdx Richard Henderson
2023-02-20 23:26 ` [PATCH v2 09/21] target/arm: Introduce ARMMMUIdx_Phys_{Realm,Root} Richard Henderson
2023-02-20 23:26 ` [PATCH v2 10/21] target/arm: Pipe ARMSecuritySpace through ptw.c Richard Henderson
2023-02-20 23:26 ` [PATCH v2 11/21] target/arm: NSTable is RES0 for the RME EL3 regime Richard Henderson
2023-02-20 23:26 ` [PATCH v2 12/21] target/arm: Handle Block and Page bits for security space Richard Henderson
2023-02-20 23:26 ` [PATCH v2 13/21] target/arm: Handle no-execute for Realm and Root regimes Richard Henderson
2023-02-20 23:26 ` [PATCH v2 14/21] target/arm: Use get_phys_addr_with_struct in S1_ptw_translate Richard Henderson
2023-02-20 23:26 ` [PATCH v2 15/21] target/arm: Move s1_is_el0 into S1Translate Richard Henderson
2023-02-20 23:26 ` [PATCH v2 16/21] target/arm: Use get_phys_addr_with_struct for stage2 Richard Henderson
2023-02-20 23:26 ` Richard Henderson [this message]
2023-02-20 23:26 ` [PATCH v2 18/21] target/arm: Implement GPC exceptions Richard Henderson
2023-02-20 23:26 ` [PATCH v2 19/21] target/arm: Implement the granule protection check Richard Henderson
2023-02-20 23:26 ` [NOTFORMERGE PATCH v2 20/21] target/arm: Enable RME for -cpu max Richard Henderson
2023-02-20 23:26 ` [NOTFORMERGE PATCH v2 21/21] hw/arm/virt: Add some memory for Realm Management Monitor Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230220232626.429947-18-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).