* [PATCH] i386: QEMU support LAM (Linear Address Masking)
@ 2023-02-27 13:52 Robert Hoo
0 siblings, 0 replies; only message in thread
From: Robert Hoo @ 2023-02-27 13:52 UTC (permalink / raw)
To: pbonzini, chao.gao, binbin.wu; +Cc: seanjc, qemu-devel, yang.zhong, Robert Hoo
Define feature word "lam", so that QEMU can support this new feature.
LAM is enumerated by CPUID(7,1).EAX[26], it allows to use upper bits of
linear address for meta data storage. Analogous to ARM MTE, but more
flexible.
More info can be found ISE Chap10
https://cdrdv2.intel.com/v1/dl/getContent/671368
Signed-off-by: Robert Hoo <robert.hu@linux.intel.com>
---
target/i386/cpu.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/target/i386/cpu.c b/target/i386/cpu.c
index 4d2b8d0444..d6d573ca38 100644
--- a/target/i386/cpu.c
+++ b/target/i386/cpu.c
@@ -876,7 +876,7 @@ FeatureWordInfo feature_word_info[FEATURE_WORDS] = {
NULL, NULL, NULL, NULL,
NULL, NULL, NULL, NULL,
NULL, NULL, NULL, NULL,
- NULL, NULL, NULL, NULL,
+ NULL, NULL, "lam", NULL,
NULL, NULL, NULL, NULL,
},
.cpuid = {
--
2.31.1
^ permalink raw reply related [flat|nested] only message in thread
only message in thread, other threads:[~2023-02-27 13:57 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2023-02-27 13:52 [PATCH] i386: QEMU support LAM (Linear Address Masking) Robert Hoo
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).