qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: pbonzini@redhat.com
Subject: [PATCH v2 1/5] tcg: Do not elide memory barriers for !CF_PARALLEL
Date: Sun,  5 Mar 2023 17:57:06 -0800	[thread overview]
Message-ID: <20230306015710.1868853-2-richard.henderson@linaro.org> (raw)
In-Reply-To: <20230306015710.1868853-1-richard.henderson@linaro.org>

The virtio devices require proper memory ordering between
the vcpus and the iothreads.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 tcg/tcg-op.c | 10 +++++++---
 1 file changed, 7 insertions(+), 3 deletions(-)

diff --git a/tcg/tcg-op.c b/tcg/tcg-op.c
index 77658a88f0..75fdcdaac7 100644
--- a/tcg/tcg-op.c
+++ b/tcg/tcg-op.c
@@ -102,9 +102,13 @@ void tcg_gen_br(TCGLabel *l)
 
 void tcg_gen_mb(TCGBar mb_type)
 {
-    if (tcg_ctx->gen_tb->cflags & CF_PARALLEL) {
-        tcg_gen_op1(INDEX_op_mb, mb_type);
-    }
+    /*
+     * It is tempting to elide the barrier in a single-threaded context
+     * (i.e. !(cflags & CF_PARALLEL)), however, even with a single cpu
+     * we have i/o threads running in parallel, and lack of memory order
+     * can result in e.g. virtio queue entries being read incorrectly.
+     */
+    tcg_gen_op1(INDEX_op_mb, mb_type);
 }
 
 /* 32 bit ops */
-- 
2.34.1



  reply	other threads:[~2023-03-06  1:58 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-03-06  1:57 [PATCH v2 0/5] tcg: Issue memory barriers for guest memory model Richard Henderson
2023-03-06  1:57 ` Richard Henderson [this message]
2023-03-06  7:21   ` [PATCH v2 1/5] tcg: Do not elide memory barriers for !CF_PARALLEL Philippe Mathieu-Daudé
2023-03-06  1:57 ` [PATCH v2 2/5] tcg: Elide memory barriers implied by the host memory model Richard Henderson
2023-03-06  7:10   ` Philippe Mathieu-Daudé
2023-03-06  1:57 ` [PATCH v2 3/5] tcg: Create tcg_req_mo Richard Henderson
2023-03-06  7:14   ` Philippe Mathieu-Daudé
2023-03-06  1:57 ` [PATCH v2 4/5] tcg: Add host memory barriers to cpu_ldst.h interfaces Richard Henderson
2023-03-06  1:57 ` [PATCH v2 5/5] accel/tcg: Remove check_tcg_memory_orders_compatible Richard Henderson
2023-03-06  7:20   ` Philippe Mathieu-Daudé

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20230306015710.1868853-2-richard.henderson@linaro.org \
    --to=richard.henderson@linaro.org \
    --cc=pbonzini@redhat.com \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).