From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL v2 00/12] tcg patch queue
Date: Tue, 2 May 2023 21:18:17 +0100 [thread overview]
Message-ID: <20230502201818.1726224-1-richard.henderson@linaro.org> (raw)
The following changes since commit c586691e676214eb7edf6a468e84e7ce3b314d43:
Merge tag 'pull-target-arm-20230502-2' of https://git.linaro.org/people/pmaydell/qemu-arm into staging (2023-05-02 16:38:29 +0100)
are available in the Git repository at:
https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20230502-2
for you to fetch changes up to 129f1f9ee7df77d367d961b3c25353612d33cd83:
tcg: Introduce tcg_out_movext2 (2023-05-02 13:05:45 -0700)
----------------------------------------------------------------
Misc tcg-related patch queue.
v2: Update bitops.h rotate patch.
----------------------------------------------------------------
Dickon Hood (1):
qemu/bitops.h: Limit rotate amounts
Kiran Ostrolenk (1):
qemu/host-utils.h: Add clz and ctz functions for lower-bit integers
Nazar Kazakov (2):
tcg: Add tcg_gen_gvec_andcs
tcg: Add tcg_gen_gvec_rotrs
Richard Henderson (7):
softmmu: Tidy dirtylimit_dirty_ring_full_time
qemu/int128: Re-shuffle Int128Alias members
migration/xbzrle: Use __attribute__((target)) for avx512
accel/tcg: Add cpu_ld*_code_mmu
tcg/loongarch64: Conditionalize tcg_out_exts_i32_i64
tcg/mips: Conditionalize tcg_out_exts_i32_i64
tcg: Introduce tcg_out_movext2
Weiwei Li (1):
accel/tcg: Uncache the host address for instruction fetch when tlb size < 1
meson.build | 5 +--
accel/tcg/tcg-runtime.h | 1 +
include/exec/cpu_ldst.h | 9 ++++++
include/qemu/bitops.h | 16 +++++-----
include/qemu/host-utils.h | 54 +++++++++++++++++++++++++++++++
include/qemu/int128.h | 4 +--
include/tcg/tcg-op-gvec.h | 4 +++
accel/tcg/cputlb.c | 53 ++++++++++++++++++++++++++++++
accel/tcg/tcg-runtime-gvec.c | 11 +++++++
accel/tcg/user-exec.c | 58 +++++++++++++++++++++++++++++++++
migration/xbzrle.c | 9 +++---
softmmu/dirtylimit.c | 15 ++++++---
tcg/tcg-op-gvec.c | 28 ++++++++++++++++
tcg/tcg.c | 69 +++++++++++++++++++++++++++++++++++++---
tcg/arm/tcg-target.c.inc | 44 +++++++++++--------------
tcg/i386/tcg-target.c.inc | 19 +++++------
tcg/loongarch64/tcg-target.c.inc | 4 ++-
tcg/mips/tcg-target.c.inc | 4 ++-
18 files changed, 339 insertions(+), 68 deletions(-)
next reply other threads:[~2023-05-02 20:19 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-02 20:18 Richard Henderson [this message]
2023-05-02 20:18 ` [PULL v2 03/12] qemu/bitops.h: Limit rotate amounts Richard Henderson
2023-05-03 6:26 ` [PULL v2 00/12] tcg patch queue Richard Henderson
-- strict thread matches above, loose matches on Subject: below --
2019-10-28 14:59 Richard Henderson
2019-10-28 17:20 ` no-reply
2019-10-29 15:32 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230502201818.1726224-1-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).